DeLiBA-K: Speeding-up Hardware-Accelerated Distributed Storage Access by Tighter Linux Kernel Integration and Use of Modern API

TECHNISCHE UNIVERSITÄT DARMSTADT



### Babar Khan, Andreas Koch

Embedded Systems and Applications Group, TU Darmstadt, Germany







GEFÖRDERT VOM

Bundesministerium für Bildung und Forschung

Tenth International Workshop on Heterogeneous High-performance Reconfigurable Computing H2RC'24 SC24: The International Conference for High Performance Computing, Networking, Storage and Analysis

Friday, 22-November-2024, Atlanta, Georgia, USA (talk in-person/on site)



### Outline



Mainly following four:

- Background (primer on I/O storage) and Research Problem
- FPGA based DeLiBA frameworks and new DeLiBA-K framework
- Hardware Evaluation and overall FPGA based speed-ups
- Conclusion and Future Work



## **Background and Research Problem**

2024-11-22 | Embedded Systems and Applications Group | TU Darmstadt, Germany | Babar Khan | H2RC 2024 | 3/32





### A Formal Model of Block Device: side-effecting communicating parallelism construct



- <u>*Two*</u> distinct sets
  - kernel (y1)
  - Disk (*y*2)

 Linux OS expressed as a side-effecting communicating parallel composite of kernel core (OS) and driver



### **Research Problem: I/O slow for AI Workload**

TECHNISCHE UNIVERSITÄT DARMSTADT

<u>Ripple down</u> effect of monolithic block I/O model in Linux:

- <u>Problem 1:</u> Programming APIs (first circle)
   Traditional read/write
- Problem 2: Performance (second circle)
- Approx. <u>60%-90%</u> of total execution time in kernel
- Problem 3: Drivers mismatch with I/O layer (third circle)
   NVMe, SMR, ZNS, HAMR, MAMR, TDMR......

**Move the needle**: FPGA storage frameworks still operate with this I/O model. Need to address all <u>3</u> problems.







## FPGA based DeLiBA-K Framework addressing 3 performance problems

2024-11-22 | Embedded Systems and Applications Group | TU Darmstadt, Germany | Babar Khan | H2RC 2024 | 7/32

## **DeLiBA Framework (Development of Linux Block I/O** Accelerators)



DeLiBA framework addressed <u>three</u> research problems incrementally by deploying data center 16nm FPGAs to accelerate I/O in distributed storage since year 2022:

- **DeLiBA-1 (2022):** userspace + block I/O on FPGA Result: partially improved programming model (**Problem 1**)
- **DeLiBA-2 (2023):** userspace + block I/O & <u>network I/O</u> on FPGA Result: partially improved performance (**Problem 2**)

**DeLiBA-K (2024):** kernel + improved and extended block I/O & network I/O on FPGA Result: addressed all three problems (**Problem 1 + Problem 2 + Problem 3**) and deployed in the research lab of industrial partner







### DeLiBA-2 (2023): + network I/O on FPGA





TECHNISCHE UNIVERSITÄT DARMSTADT

### **DeLiBA-K**: <u>kernel</u> + <u>improved block I/O and</u> <u>network I/O</u> on Alveo U280 FPGA





2024-11-22 | Embedded Systems and Applications Group | TU Darmstadt, Germany | Babar Khan | H2RC 2024 | 11/32

### DeLiBA-K Framework three main architectural components



Next we will discuss three main architectural components of DeLiBA-K

- **<u>First</u>**: io\_uring
- **Second**: new Linux kernel libraries and FPGA driver
- <u>Third</u>: FPGA stack with in-network storage (replication and erasure coding accelerators)

## **DeLiBA-K: io\_uring**

- DeLiBA-K implements the new AIO interface of mainline Linux kernel io\_uring (first in version 5.1) I/O library.
- 2 ring buffers: SQ and CQ
- 2 ring pointers per ring: tail and head

The only AIO in Linux is libaio, but....

- works in DIRECT I/O
- DOES NOT work in Buffered I/O









```
#include <liburing.h>
```

1

```
2
3
    struct io_uring_sqe <sqe;</pre>
    struct io_uring_cqe cqe;
4
    struct io_uring ring;
5
6
7
    io_uring_queue_init(8, &ring, 0);
8
9
    /* get request slot, prepare request */
10
    sqe = io_uring_get_sqe(&ring);
11
    io_uring_prep_read(sqe, fd, buf, sizeof(buf), offset);
12
13
    /* submit request(s) to the kernel */
14
    io_uring_submit(&ring);
15
16
    /* wait for a completion */
17
    io_uring_wait_cqe(&ring, &cqe);
18
    if (cge->res < 0)
19
    printf("Read error: %s\n", strerror(-cqe->res);
    else
20
21
    printf("Read %d from file\n", cqe->res);
22
23
    /* mark cge as seen, increments CQ ring head */
24
    io_uring_cqe_seen(&ring, cqe);
```

### DeLiBA-K MQ (kernel library) and Unified Block I/O FPGA Driver

### • DeLiBA-K MQ:

- changes in mainline Linux kernel
- bypass block I/O scheduler
- use MQ-block I/O layer
- DeLiBA-K UIFD:
- ZNS/SMR (NVMe zoned namespace and Shingled Magnetic Recording drivers)
- SR-IOV
- Ceph-RBD



TECHNISCHE UNIVERSITÄT

DARMSTADT

### DeLiBA-K FPGA stack: Ceph I/O FPGA Accelerator



It's a software-defined distributed storage

### Testbed:

Ceph's 24/7 cluster in our chair with two modes of operation:

Erasure Coding

Space Overhead









## In-network Erasure Coding (EC) FPGA Accelerator (RTL in Verilog)



### EC RTL accelerator (Galois Field ALU unit)



2024-11-22 | Embedded Systems and Applications Group | TU Darmstadt, Germany | Babar Khan | H2RC 2024 | 18/32

## In-network Replication FPGA Accelerator (RTL in Verilog)



TECHNISCHE UNIVERSITÄT DARMSTADT

Replication Kernels	Profiling SW Execution Time (Ceph-kernel)	Overall contribution to runtime	Vivado 2024 RTL Cycles (min-max)	Vivado 2024 Latency (min-max)	HW Execution on FPGA	SLOCs (C) SW Ceph-kernel	SLOCs (Verilog) HW Ceph-kernel
Straw Bucket	55 μs	80 %	105-105	0.345 µs - 0.355 µs	49 μs	256	880
Straw2 Bucket	$48 \ \mu s$	80 %	155-155	$0.315 \ \mu s - 0.315 \ \mu s$	51 $\mu$ s	256	806
List bucket	35 µs	80 %	40-40	$0.161 \ \mu s - 0.161 \ \mu s$	56 µs	197	770
Tree Bucket	$22 \ \mu s$	85 %	130-130	$0.115 \ \mu s - 0.115 \ \mu s$	$31 \ \mu s$	241	780
Uniform Bucket	9 µs	72. %	40-50	$0.180 \ \mu s - 0.180 \ \mu s$	19 µs	2.37	745

2024-11-22 | Embedded Systems and Applications Group | TU Darmstadt, Germany | Babar Khan | H2RC 2024 | 19/32

# Dynamic Function Exchange (DFX) ~ Partial Reconfiguration



 <u>1</u> Reconfiguration partition and <u>3</u> Reconfiguration modules on FPGA





TECHNISCHE UNIVERSITÄT

DARMSTADT



## Hardware Evaluation on 16nm Alveo U280 FPGA in R&D lab of industrial partner



2024-11-22 | Embedded Systems and Applications Group | TU Darmstadt, Germany | Babar Khan | H2RC 2024 | 21/32

### **Evaluation on Hardware**

Following Hardware setup:

- AMD EPYC Rome 7302P 16-core CPU with <u>264GB</u> of memory, attached by <u>10 Gb/s</u> Ethernet to the Ceph server.
- Xilinx Alveo U280 FPGA card attached to the client host by <u>PCIe Gen3 x16</u> and uses a system clock of <u>250 MHz</u>





Xilinx Alveo U280 FPGA Card at ESA Group



## **Evaluation Methodology and Metrics**



Methodology:

- DeLiBA-K Replication vs previous DeLiba frameworks in replication mode
- DeLiBA-K Erasure Coding vs previous DeLiba frameworks in EC mode

**Metrics**:

• Throughput, Latency, IOPS, FPGA Power and Resource Utilization

### Tools and benchmark suites:

- Tools: fio, Vitis, Vivado report power, Vivado Power Analyis, AMD xbutil
- Benchmark: OLAP, and some in-house benchmark suites from our industrial partner

2024-11-22 | Embedded Systems and Applications Group | TU Darmstadt, Germany | Babar Khan | H2RC 2024 | 23/32

## Final Hardware FPGA Evaluation in Ceph replication mode – Throughput



Here: **D1** (DeLiBA-1), **D2** (DeLiBA-2), and **D3** (DeLiBA-3)



### Final Hardware FPGA Evaluation in Ceph Erasure Coding mode – Throughput



Here: **D1** (DeLiBA-1), **D2** (DeLiBA-2), and **D3** (DeLiBA-3)



2024-11-22 | Embedded Systems and Applications Group | TU Darmstadt, Germany | Babar Khan | H2RC 2024 | 25/32

### Final Hardware FPGA based evaluation <u>Replication and Erasure Coding – I/O Latency</u>



I/O REQUEST LATENCY IN DELIBA-K (HARDWARE) COMPARED WITH PREVIOUS FRAMEWORKS DELIBA-1 (D1) AND DELIBA-2 (D2)

Hardware (Replication)	Latency [µs]							
(4 kB)	seq-read	seq-write	rand-read	rand-write				
DeLiBA-1	65	95	130	98				
DeLiBA-2	55	75	85	82				
DeLiBA-K	40	52	64	68				
Hardware (Erasure Coding)	Latency [µs]							
(4 kB)	seq-read	seq-write	rand-read	rand-write				
DeLiBA-2	48	70	82	75				
DeLiBA-K	38	47	59	60				

2024-11-22 | Embedded Systems and Applications Group | TU Darmstadt, Germany | Babar Khan | H2RC 2024 | 26/32

### Evaluation Hardware – FPGA Resource Utilization on 16nm FPGA Alveo



RTL Kernel + RTL TCP/IP + CMAC + QDMA		CLB LUTs		<b>CLB</b> Registers		Block RAM (BRAM)		UltraRAM (URAM)	
		% Usage	Count	% Usage	Count	% Usage	Count	% Usage	Count
Straw Bucket	78,555	6.2 %	224K	8.59 %	190	9.42 %	26	2.71 %	0
Straw2 Bucket	82,334	6.31%	313K	12.01 %	165	8.18 %	35	3.65 %	0
Reed-Solomon Encoder	92,355	7.08 %	582K	22.32 %	215	10.66 %	52	5.42 %	0
Partial Reconfiguration Modules (RM) in SLR 0 of U280		CLB LUTs		<b>CLB</b> Registers		Block RAM (BRAM)		UltraRAM (URAM)	
		% Usage	Count	% Usage	Count	% Usage	Count	% Usage	Count
RM 1 List Bucket (Replication RTL Accelerator)	52,335	14.74 %	92,456	12.75 %	85	17.35 %	22	6.88 %	0
RM 2 Tree (Replication RTL Accelerator)		15.93 %	97,523	13.45 %	82	16.73 %	26	8.13 %	0
RM 3 Uniform (Replication RTL Accelerator)		17.59 %	112K	15.45 %	78	15.92 %	29	8.7%	0

# Conclusion: Final Speedups on FPGA (throughput and latency)



- Performance Gain (Speedups) throughput random-writes:
  - <u>Random I/O</u>: 3.45x (4KB) & <u>2.5x</u> (8KB)
  - <u>Sequential I/O</u>: 2.38x (64KB) & <u>2x</u> (128KB)
- Performance gain in terms of low-latecy:
  - Random read I/O: 25% decrease
  - <u>Random write I/O</u>: **17%** decrease



## Contemporary Ceph I/O Accelerators vs DeLiBA-K

- Ceph Accepherator:
  - no publicly available benchmark numbers for Ceph Accepherator.
- AMD Ceph DPU: no benchmark numbers available











### 2024-11-22 | Embedded Systems and Applications Group | TU Darmstadt, Germany | Babar Khan | H2RC 2024 | 30/32

## **Conclusion and Future Work**

### **Conclusion**:

- DeLiBA-K is being used by our industrial partner as of now.
- First work to implement io\_uring in a FPGA framework.
- Mainly following two future work:
  - We will explain in detail the profiling and tracing framework developed during DeLiBA-K
  - Erasure Coding on Versal AI Engines

Userspace Client 0 BPF byte code kernel Virtual File System load 2 inux Block Lave Verifier Submit Staging Software Queues krprobes Tagging Hardwar Scheduling uprobes Dispatch Queues per-event data BPF Block I/O kernel racepoints Linux Network TCP/IP perf-Stack events TX Driver Hardware maps logging Local Disk etwork Interface (NIC) TX Queue





• DeLiBA is available at our ESA github:

**DeLiBA** is open-source

https://github.com/esa-tu-darmstadt/deliba

### QR code for our DeLiBA repo









### **THANKS FOR YOUR ATTENTION!**

2024-11-22 | Embedded Systems and Applications Group | TU Darmstadt, Germany | Babar Khan | H2RC 2024 | 32/32