## ProTEA: Programmable Transformer Encoder Acceleration on FPGA

Ehsan Kabir<sup>1</sup>, Jason D. Bakos<sup>2</sup>, David Andrews<sup>1</sup>, Miaoqing Huang<sup>1</sup>,

<sup>1</sup>Department of Electrical Engineering and Computer Science University of Arkansas, Fayetteville, Arkansas

<sup>2</sup> Department of Computer Science and Engineering, University of South Carolina, Columbia, USA







## Introduction

- Transformers are crucial for NLP, Translation, and CV applications.
- Internal parallelism making them suitable for hardware acceleration.
- Existing accelerators focus on sparse or custom architectures.
- Lack of flexibility and parallelism for different TNN applications.
- High computational complexity and memory demand require efficient tiling and coding.
- GPUs have high power consumption, low computational efficiency, and underutilized memory bandwidth for dense computations.
- ProTEA is a runtime programmable accelerator tailored for the dense computations of most state-of-the-art transformer encoders.







## Objectives

**Novel Accelerator Architecture**: High DSP utilization for high parallelism. and low latency.

**Efficient Tiling Strategy**: Supports large models in on-chip memory by applying tiling in MHA and FFN layers.

**Optimized HLS Code**: Efficient HLS coding for better performance within limited resources and compilation time.

**Parameterized HLS Code**: Allows design-time customization of key parameters.

**Runtime Programmability**: Enables dynamic parameter adjustments without hardware re-synthesis.







## Background









#### **Overall Architecture**

- Designed accelerator in C language using Vitis HLS 2022.2.1.
- Two main modules- Attention and Feedforward Network modules.
- The system was designed in Vivado 2022.1.2 using the accelerator IP exported from HLS and other IPs (timer, UART, processor, etc.).
- Inputs and weights fetched from off-chip high-bandwidth memory (HBM) via AXI4 master interfaces.
- MicroBlaze (µB) processor enables programming TNN hyperparameters dynamically without hardware re-synthesis.
- Processor controls with the accelerator through AXI-lite slave interface.
- Software running on the processor was written in C on the Vitis IDE tool.







## **Attention Module**









# **QKV** Engine



*(embedding dimension/tile size)* no. of iterations

	Alg	orithm 1 Q, K, V Calculation
	1:	for $i \leftarrow 1$ to Sequence Length do
	2:	<b>#pragma HLS pipeline off</b>
	3:	$S_q \leftarrow 0$
	4:	$S_k \leftarrow 0$
	5:	$S_v \leftarrow 0$
	6:	for $k \leftarrow 1$ to $\frac{Embedding \ Dimension}{Number \ of \ Heads}$ do
	7:	<b>#pragma HLS pipeline II = 1</b>
8: <b>for</b> $j \leftarrow 1$ to Tiles in	for $j \leftarrow 1$ to Tiles in MHA do	
	9:	$S_q \leftarrow S_q + x[i][j] \times w_q[k][j];$
	10:	$S_q \leftarrow S_q + x[i][j] \times w_k[k][j];$
	11:	$S_q \leftarrow S_q + x[i][j] \times w_v[k][j];$
	12:	end for
L	13:	$Q[i][k] \leftarrow Q[i][k] + S_q;$
	14:	$K[i][k] \leftarrow K[i][k] + S_k;$
	15:	$V[i][k] \leftarrow V[i][k] + S_v;$
	16:	end for
	17:	end for





## FFN Module









# FFN1 Engine



(tile size x tile size) no. of iterations









## Tiling on MHA



Final Matrix = Output for 1st tile + Output for 2nd tile + ..... + Output for nth tile

- Tiling is applied only along the columns of the weight matrix.
- Each matrix is loaded (embedding dimension/tile\_size) times.
- Output of each tile is stored in intermediate buffers.
- Final output is the cumulative sum of the results computed across all tiles.







# Tiling on FFN



Output Row = Output for 1<sup>st</sup> tile + Output for 2<sup>nd</sup> tile + ...+ Output for n<sup>th</sup> tile in Row

- Tiling is applied along both the rows and columns of the weight matrix.
- Two loops of iterations, each iterates (embedding dimension/tile\_size) times.
- Each matrix is loaded 4\*(embedding dimension/tile\_size) times.
- Output of each tile is stored in intermediate buffers.
- Outputs are first accumulated along the columns and then along the rows for all tiles.







# Choosing Tile Size



- The number of tiles in MHA was varied from 6 to 48, and for each MHA tile count, the number of tiles in FFN was varied from 2 to 6.
- The optimal configuration for achieving the highest frequency (blue color) and lowest latency (green color) was 12 tiles in MHA and 6 tiles in FFN.
- Maximum frequency of 200 MHz for 12 tiles in MHA and 6 tiles in FFN.
- This is optimal for HLS, allowing for efficient array partitioning within a reasonable compilation time (approximately 36 hours) for a state-of-the-art transformer encoder.





#### Results

#### Overall Result Showing Runtime Programmability

Test no.	Sequence Length	Embedding Dimension	Number of Heads	Number of Layers	Data Format	DSPs	LUTs	FFs	Latency (ms)	GOPS
#1	64	768	8	12	8bit fixed	3612 (40%)	993107 (76%)	704115 (27%)	279	53
#2			4						285	51
#3			2						295	49
#4		768	8	Q	8bit fixed	3612 (40%)	993107 (76%)	704115 (27%)	186	80
π <del>4</del>	64			0					160	00
#5				4					93	159
#6		510	8	12	8bit fixed	3612 (40%)	993107 (76%)	704115 (27%)	196	26
#0	64	512							180	- 30
#7		256							95	18
#8	128 32	768	8	12	8bit fixed	3612 (40%)		50.4115 (05.0C)	560	54
#9							993107 (76%)	/04115 (27%)	165	44

Runtime programmable parameters

Synthesized once, Fixed Resource







#### Results

#### Comparison with FPGA Accelerators

		Accelerator	Precision	FPGA	DSP	Latency (ms)	GOPS	(GOPS/DSP)× 1000	Method	Sparsity
	Peng e	t al. [21]	-	Alveo U200	3368	0.32	555	164	ше	90%
		ProTEA	Fix8	Alveo U55C	3612	4.48	79	22	HLS	0%
Wojcicki e		t al. [23]	Float32	Alveo 250	4351	1.2	0.0006	0.00013		
		ProTEA	Fix8	Alveo U55C	3612	0.425	0.0017	0.00045	HLS	0%
[	EFA-Trans. [25] ProTEA		Int8	ZCU102	1024	1.47	279	272	HDL	
			Fix8	Alveo U55C	3612	5.18	83	23	HLS	0%
	Qi e	t al. [28]	_	Alveo 200	4145	15.8	75.94	18		0%
		ProTEA	Fix8	Alveo U55C	3612	9.12	132	37	HLS	
	FTr	ans [29]	Fix16	VCU118	5647	2.94	60	11		93%
		ProTEA	Fix8	Alveo U55C	3612	4.48	79	22	HLS	0%

Normalized throughput

- ProTEA achieved 2.8× and 1.7× improvements in speed and GOPS, respectively, compared to Wojcicki et al.
  [23] and Qi et al. [28].
- EFA-Trans [25] used HDL methods, resulted in more efficient hardware with a lower level of abstraction, making it 3.5× faster than **ProTEA**.
- Peng et al. [21] applied a high sparsity of 90% to their model, achieving a 14× speedup over **ProTEA**. The same level of sparsity on **ProTEA** will make it 1.4x faster.
- FTRANS [29] compressed the model by 93%. The same compression would make *ProTEA* 9.4× faster.





#### Results

#### **Cross Platform Comparison**

TNNs Works		Platform	Frequency	Latency (ms)	Speed Up	•
Peng et al. #1	[21]	INTEL I5-5257U CPU JETSON TX2 GPU <i>ProTEA</i> FPGA	2.7 GHz 1.3 GHz 0.2 GHz	3.54 (Base) 0.673 4.48	$\begin{array}{c} 1\\5.3\times\\0.79\times\end{array}$	•
Wojcicki et al. #2	[23]	NVIDIA TITAN XP GPU ProTEA FPGA	1.4 GHz 0.2 GHz	1.062 (Base) 0.425	1 $2.5\times$	
EFA-Trans. #3	[25]	INTEL I5-4460 CPU NVIDIA RTX 3060 GPU <i>ProTEA</i> FPGA	3.2 GHz 1.3 GHz 0.2 GHz	4.66 (Base) 0.71 5.18	$\begin{array}{c} 1 \\ 6.5 \times \\ 0.89 \times \end{array}$	•

**ProTEA** is 2.5× faster than the NVIDIA TITAN XP GPU for model #2.

- **ProTEA** is 0.79× and 6.65× slower than the Intel I5-5257U CPU and JETSON TX2 GPU respectively for model #1 because this study [21] applied a pruning technique.
- For model #3, *ProTEA* performed slower than the Intel I5-4460 CPU and NVIDIA RTX 3060 GPU, potentially due to the use of aggressive sparsity and omission of certain computations in the referenced work.





## Conclusion

- A flexible FPGA-based accelerator for a transformer neural network (TNN) encoder layer using a high-level synthesis (HLS) tool.
- On the Alveo U55C platform, high utilization of resources such as DSPs for enhanced parallelism and minimized latency.
- Supports runtime programmability, allowing it to adapt to various topologies without requiring re-synthesis.
- An efficient tiling technique was implemented to accommodate large models in on-chip memory while preventing the overutilization of computational resources.
- Outperforms some CPUs and GPUs in terms of speed and throughput despite operating at a lower frequency and lacking sparsity optimizations.
- Achieved 1.3 to 2.8× speed up compared to the fastest state-of-the-art FPGA-based accelerators.







### Thanks

