

HPC on a Reconfigurable Substrate with Machine Learning Support

Lizy K. John Laboratory for Computer Architecture (LCA) The University of Texas at Austin

Thanks to University of Texas that gave me the chance to have colleagues such as 2019 Nobel winner, Prof. John Goodenough and 2023 Turing award winner Bob Metcalfe.

John B. Goodenough Virginia H. Cockrell Centennial Chair of Engineering

> Tuesday, October 17, 2017 11:00 AM to 12:30 PM EER 0.904 (Mulva Auditorium)

2 11/24/2021 **12/2021 12:00**

2023 Turing Award Winner Bob Metcalfe

1.912

Rurpose

Laboratory for **Computer Architecture**

The Laboratory for Computer Architecture (LCA) is a research group within the Department of Electrical and **Computer Engineering at The University** of Texas at Austin. The lab is directed by Dr. Lizy Kurian John and is part of the Computer Engineering Research Center (CERC).

The members of the Laboratory for Computer Architecture are investigating several avenues in computer architecture. Some of our current research interests include:

- Cloud and Big Data Architecture
- Memory Systems for Multicore and **Many-core Architectures**
- Workload Characterization
- Proxies for Computer Performance/ **Power Evaluation**
- Low Power Architectures

• Development of Energy-efficient, High-**Performance Codes**

• Compiler Support for Innovative Microarchitectures

LCA research was supported in part by Semiconductor Research Corporation (SRC) Tasks 3015.001 and 3148.001, National Science Foundation (NSF) Grant #2326894, and NVIDIA Applied Research Accelerator Program Grant.

HPC and Reconfigurable Substrates have Changed a lot since 1990s

Arrival of FPGAs

FPGA Based Reconfigurable Computing

X XILINX Design In **Reprogrammable Missile:** How an FPGA Adds Flexibility to the Navy's Tomahawk ayaan
Tal П 1/O Blocks Programmabl By Kent Tallyn By Kent Tallyn
Design Engineer
McDonnell Douglas
McDonnell Systems Co would be kept on-board in read-McDonnell Douglas
Electronic Systems Co.
St. Louis, Mo. Logic Blocks only memory.
Depending on the mode of $\sum_{\text{of points, line}}$ $\sum_{\text{hypothesis}}$ $\sum_{\text{hypothesis}}$ $\sum_{\text{of points of points}}$ $\sum_{\text{of points of points}}$ Depending on the mode of
operation, then, the FPGA can be configured in mid-flight –
be configured in mid-flight – be configured in mid-ringht —
according to the needs of the
system software. The concept **EXECUTION AND ASSESS**
PROGRAMMABLE GATES: XIIIax's field programmable architecture breaks down into three categories — VO Blocks,
Logic Blocks, and Programmable interconnects.
Logic Blocks, and Programmable interconnects. will have other payoffs in the
future. Five years down the
future. Five years down the future. Five years down the
line, if the Navy wants to add
new features, they'll be able to
new it's just a matter of loading hew features, they if be able to
because it's just a matter of loading **Examples and Programmable Interconnections**

cruise missile designed to perform stored in memory, and then com-

cruise missile designed to perform stored by the processor to selections

from a library of existing picture cruise missile designed to perform
a variety of missions. Flying at low
alittudes and high, subsonic speeds,
alittudes and high, subsonic speedho

receives video input from an on-
board camera, digitizes it, and com-

found, the missile can determine
its exact location relative to its

its exact location relative to rio
"on-course" position and make

"on-course" position and make
adjustments accordingly.
The DSMAC IIA is based on a

Performance Semiconductor Corp.

Performance Semiconductor Corp.
Mil-Std-1750A microprocessor,

Mil-Std-1/50A microprocessor,
which first determines the proper
scan rate and passes this informa-

scan rate and passes which gention to a set of counters which generate the timing signals for the digi-
tizer. The video image is passed
through a set of digital filters,

We poly the control of the set of t

a variety of high, subsonic speeds,
littleds and high, subsonic speeds,
the missile's range — is 500 to 700
er, day or night — is 500 to 700
miles, and it can be launched from
miles, and it can be havening. miles, and it can be launched from
either surface ships or submarines. miles, and
eicher surface ships or submarines.
Experiment is ability to
complete its missions is the Digital
complete its missions is the Digital
comparable DSMAC IIA. That subsystem
the DSMAC IIA. That subsystem
wideo inp

who were regard to the state the other than the state of the state of the state and the state of the sta the DSMAC IIA. That subsystem
receives video input from an onpectrical distributions of the part of part of the start of the start of the start of the start of the missile can determine found, the missile can determine the start of the missile can determine

al land-attack

from a library of existing pictures to match the new data to a known
location. Based on this information, control signals are generated
to guide the course of the missile. can't be reprogrammed, these stat-
to guide the course of the missile. can't be reprogrammed, these stat-
to all parts
parts partitions. tion, control signals are generated

gate Logic Cell -
Array from Xil-The DSMAC IIA was inx Inc., San
Iose. Calif. comes into the picture.
McDonnell programmed the

part to generate part to generate
the timing signals for the digitizer
and the address bits for storage.
The DSMAC IIA was designed to operate in either of two modes, depending on the mission at hand. depending on the mission at hand.
But rather than designing separate logic for each mode, McDonnell
engineers drew on the pro-
grammable gate array technology
and designed the system so the
operating software for each mode

because it's just a matter of realing not be changed. ot be changed.
That bonus is what led McDon-That bonus is what led McDou-
nell Douglas to Xilinx's LCA.
Unlike some other FPGAs, which
the sense of the performance of the stat-Unlike some other Fruits,
can't be reprogrammed, these stat-

changes to be made to a system's logic func-

Like a microprocessor, the LCA is
a program-driven device. The archi-
a program-drives three types of usera program-driven device. The arcuit
tecture features three types of user-
configurable elements: an interior configurable elements: an international
array of logic blocks, a aperimented
 I/O blocks, and programmable
interconnection resources. Configuration
interconnection sets ablished by program-
array static memory cells increase in the stablished by program-
ming internal static memory cells
that determine the logic functions
and interconnections. The configu-

1993

Instruction Set Metamorphosis with FPGAs

▪ **IEEE Computer Magazine, March 1993**

Processor Reconfiguration Through Instruction-Set Metamorphosis

Peter M. Athanas, Virginia Polytechnic Institute and State University

Harvey F. Silverman, Brown University

eneral-purpose computers are designed with the primary goal of providing acceptable performance on a wide variety of tasks rather than high performance on specific tasks. The performance of these machines ultimately depends on how well the capabilities of the processing platform match the computational characteristics of the applications. If an application requires more computational power than a general-purpose platform can achieve, users are often driven to an application-specific computer architecture in which fundamental machine capabilities are designed for a particular class of algorithms. Tasks suited to a given application-specific machine perform well, but tasks outside the targeted class usually perform poorly.

Computationally intensive applications typically spend most of their execution time within a small portion of the executable code.¹ A general-purpose machine can substantially improve its performance in many of these applications by adapting the processor's configuration and fundamental operations to these frequently accessed portions of code. Segments of the processing platform can be reconfigured to add new capabilities that customize the architecture to individual tasks. Such an architecture retains its general-purpose nature, while reaping the performance benefits of application-specific architectures.

In this article, we review some of the issues in adaptive computing systems and describe the architecture and compiler components of a general-purpose computing platform called PRISM (Processor Reconfiguration through Instruction-Set Metamorphosis). We also describe PRISM-I, an initial prototype system, and present experimental results that demonstrate the benefits of the PRISM concept.

IEEE Computer Magazine, March 1993

This general-purpose architecture speeds up computationally intensive tasks by augmenting the core processor's functionality with new operations.

PRISM (Athanas, 1993 March)

Table 1. Compilation and performance results of functions from the PRISM-I compiler running on a Sun Sparc IPC workstation. Speedup factors represent the improvement of executing on a 10-MHz M68010-based Armstrong node with PRISM-I versus executing on the node without PRISM-I. Compilation times do not include target place-and-route times.

Sequence Comparison using SPLASH (Gokhale, 1991)

SSKQTGKGS-SRIWDN **ITKSAGKGAIMRLGDA**

Building and Using a Highly Parallel **Programmable Logic Array**

Maya Gokhale, William Holmes, Andrew Kopser, Sara Lucas, Ronald Minnich, and Douglas Sweely **Supercomputing Research Center**

Daniel Lopresti, Brown University

ith a \$13,000 two-slot addition called Splash, a Sun workstation can outperform a Cray-2 on certain applications. Several applications, most involving bit-stream computations, have been run on Splash, which received a 1989 Gordon Bell Prize honorable mention for timings on a problem that compared a new DNA sequence against a library of sequences to find the closest match. In essence, Splash is a programmahla lingar logic array that can he config

Construction of real hardware and feedback from real users contributed to Splash's design, development,

array, the linear array of chips comprising Splash is programmed at a very low level. A hardware implementation of the desired algorithm must be synthesized. Unlike the fixed-function systolic array, the "hardware" can be reprogrammed and loaded with new algorithms. This is made possible by using field-programmable gate arrays (FPGAs) as the chips of the linear array. Unlike the programmable systolic array, each stage of linear array does not have an inctruction cet architecture Rather than

Figure 1. The 32-stage linear array.

Figure 7. A linear systolic array for sequence comparison.

Table 1. Benchmark results for 100 comparisons of 100-long sequences.

FPGA Evolution

Sea of CLBs

Block RAMs

Embedded CPUs

DSP Slices (Sea of MACs)

ML Specific FPGAs (Xilinx Versal, Intel TensorBlocks)

Architectures for FPGAs

(d) Sea-of-Gates

HPC has changed too

AI is the new HPC

AI is taking over as the primary technology used to tackle complex computational problems

AI is becoming the key tool for performing complex simulations and data analysis

Impressive ability to handle large datasets and intricate models.

GRT3 Model Parameters and Multiplications

All roads lead to GEMM

GEMM has been the bread and butter of HPC

HPC done via AI

HPC done in conjunction with AI

Whether HPC or AI,

All roads lead to GEMM

Programmable Matrix Accelerators – Tensor Cores

- Average speed-up on FP16 Tensor Cores compared to FP32 CUDA Cores:
	- **GEMM**: 7.69× (hmma.1688), 9.14x (hmma.16816)
	- **GEMV**: $7.82 \times$ (hmma. 1688), 8.96x (hmma.16816)
	- **Conv2D:** $6.99 \times$ (hmma. 1688)

Reshaping Matrix Accelerators to do other Functions

- In general, FIR and ElWiseAdd see performance degradation on Tensor Cores despite transformation.
- By default, they cannot run on Tensor Cores.
- Average speed-up on FP16 Tensor Cores compared to FP32 CUDA Cores:
	- **FIR**: 0.30 × (reshaped GEMV), 0.01x (implicit GEMV)
	- **ElWiseAdd**: 0.25×

Tensor Slices: Hardening ML Specific Blocks

General goal – Higher performance and Lower energy

Arora et al., Tensor Slices to the Rescue: Supercharging ML Acceleration on FPGAs, FPGA 2021

Compute Throughput and Frequency Improvement

Percent of area converted to tensor slices

Not extra area

Area and Routing Wirelength Reduction

Tensor Slices: Non-ML Benchmarks do not slowdown

3 (Normalized to baseline) 2.5 Achieved Frequency 1.5 **Baseline Maria Maria Alemania** 0.5 $\mathbf 0$ Proposed_3pct

Higher is better

1.2 Non-ML/DL ML/DL (Normalized to baseline) **Baseline** Routing wirelength 0.8 0.6 0.4 0.2 Ω Average non-Avera bem usiono Luszpecne memb usion2 Luggeeng Average ML arm core **KC126** eltado elternul mem conv FCB Proposed 3pct Proposed 6pct Proposed 9pct

Lower is better

First 7 bars are for non-ML Benchmarks Next 6 are for ML benchmarks Last 2 bars are averages. Last bar is average for ML

Intelligent Compute Fabrics: Supercharging ML Acceleration on FPGAs – Compute-RAM Slices

Compute Throughput Improvement

Speedup and Energy Reduction

Era of Chiplets

28

2.5D and 3D Chiplets

DNNs in Extreme Throughput Applications

How do we mix DNNs into extreme-throughput applications? • Need DNNs running at 100Ms of FPS, sub-microsecond latency

LogicNets

- **LogicNets (Umuroglu et al., 2020)**:
	- Trains sparse DNNs with binary inputs and activations.
	- After training: converts neurons into LUTs by going through all possible IO combinations.

LogicNets

- **LogicNets (Umuroglu et al., 2020)**:
	- Trains sparse DNNs with binary inputs and activations.
	- After training: converts neurons into LUTs by going through all possible IO combinations.

Differentiable Weightless Neural Networks (DWN) (ICML 2024)

Reconfigurable Chiplets

What should be on the reconfigurable chiplet?

CLB Chiplets

Neural Network Chiplets

DSP Chiplets

Memory Chiplets

Reconfigurable Tensor Cores (V*V, M*V, M*M)

AI Chiplets (TensorSlices, PIMs)

Thoughts on Reconfigurable Chiplets

- Memory-Heavy Chiplet Configurations
- Compute-Heavy Chiplet Configurations
- Fine-Grain Reconfiguration (High Overhead)
- Coarse-Grain Reconfiguration (Medium Overhead)
- Large-Grain Reconfiguration (Small Overhead)

It's all about the granularity

It's all about the interconnect

It's all about the scale

It's all about the mapping of applications to the heterogeneous reconfigurable substrate

Importance of Mapping for HPC on Reconfigurable Heterogeneous Substrate

It's all about the ability to model and evaluate

Chips and Chiplets for AI and ML and HPC

Chips will mix chiplets of CPUs, GPUs, FPGA-like blocks, ASIC-like blocks, HBMs, etc.

High Throughput, Low Power, Low Latency

Summary

Reconfigurable Large Scale Substrates for AI and ML and HPC seem viable

It will be all about the granularity

It will be all about the overheads of reconfiguration

It will be all about the interconnect

It will be all about the mapping

It will be all about the ability to model and evaluate

Hope we will make computing more energy efficient

- **Energy efficiency:** the brain is about **500,000 x** more energy efficient than an **Nvidia P100 GPU (ISCA 2017)**
- **13,000 x** more energy efficient than **H100**

VS

BPOE 2014

Thank You! Questions?

Laboratory for Computer Architecture (LCA) The University of Texas at Austin lca.ece.utexas.edu