

HPC on a Reconfigurable Substrate with Machine Learning Support

Lizy K. John Laboratory for Computer Architecture (LCA) The University of Texas at Austin



Thanks to University of Texas that gave me the chance to have colleagues such as 2019 Nobel winner, Prof. John Goodenough and 2023 Turing award winner Bob Metcalfe.

2019 Nobel Winner John Goodenough

John B. Goodenough Virginia H. Cockrell Centennial Chair of Engineering

> Tuesday, October 17, 2017 11:00 AM to 12:30 PM EER 0.904 (Mulva Auditorium)

2023 Turing Award Winner Bob Metcalfe

1.912

Purpose





Laboratory for Computer Architecture





The Laboratory for Computer Architecture (LCA) is a research group within the Department of Electrical and Computer Engineering at The University of Texas at Austin. The lab is directed by Dr. Lizy Kurian John and is part of the Computer Engineering Research Center (CERC).

The members of the Laboratory for Computer Architecture are investigating several avenues in computer architecture. Some of our current research interests include:

- Cloud and Big Data Architecture
- Memory Systems for Multicore and Many- core Architectures
- Workload Characterization
- Proxies for Computer Performance/ Power Evaluation
- Low Power Architectures

• Development of Energy-efficient, High-Performance Codes

 Compiler Support for Innovative Microarchitectures



LCA research was supported in part by Semiconductor Research Corporation (SRC) Tasks 3015.001 and 3148.001, National Science Foundation (NSF) Grant #2326894, and NVIDIA Applied Research Accelerator Program Grant.



HPC and Reconfigurable Substrates have Changed a lot since 1990s

Arrival of FPGAs

FPGA Based Reconfigurable Computing





XILINX Design In **Reprogrammable Missile:** How an FPGA Adds Flexibility to the Navy's Tomahawk ***** I/O Blocks Programmab By Kent Tallyn Design Engineer McDonnell Douglas would be kept on-board in read-Electronic Systems Co. St. Louis, Mo. Logic Blocks only memory. Depending on the mode of hen the McDonnell Douglas Missile Sys-tems Co. set out-out-ne Arte Correlator IIA operation, then, the FPGA can be configured in mid-flight according to the needs of the system software. The concept design the Digital Scene Match-ing Area Correlator IIA — an uppraded guidance subsystem land-attack variant of the Tom-ahawk Cruise Missile — we ar na ahawk Cruise Missile — we ar na the Electronic Systems Co., who were given the task, planned to integrate the unit's focia interiors in a conventional gate array. PROGRAMMABLE DATES: Xillia's field programmable architecture breaks down into three categories — UO Biocks, poly-Biocks, and Programmable Interconnects. will have other payoffs in the future. Five years down the line, if the Navy wants to add new features, they'll be able to because it's just a matter of loading cruise missile designed to perform stored in memory, and then compared by the processor to selections a variety of missions. Flying at low altitudes and high, subsonic speeds, not be changed. That bonus is what led McDonfrom a library of existing pictures to match the new data to a known location. Based on this informaattitudes and high, subsonic spectrs, the missile's range — in any weath-er, day or night — is 500 to 700 miles, and it can be launched from it has referencies or subsection to guide the course of the missile. That's where the FPGA, a 4,200tion, control signals are generated can't be reprogrammed, these stateither surface ships or submarines. either surface support submarines. Key to the system's ability to complete its missions is the Digital Scene Matching Area Correlator — the DSMAC IIA. That subsystem

board camera, digitizes it, and com-

its exact location relative to its

"on-course" position and make

adjustments accordingly. The DSMAC IIA is based on a

Performance Semiconductor Corp.

Mil-Std-1750A microprocessor,

which first determines the proper scan rate and passes this informa-

tion to a set of counters which generate the timing signals for the digi-tizer. The video image is passed through a set of digital filters,

1993

nino to integrate uncontail gate intervations in a conventional gate intray. But development cost of gate gate and the lacion and design present and the lacion and design present and the lacion and the set of the set of the set of the work of the set of the set of the work of the set of the set of the the conventional gate array flat the conventional for an early and the set of set of the set receives video input from an onboard camera, digitizes it, and com-pares it to pictures previously stored in memory. Once a match is found, the missile can determine

al land-attack

gate Logic Cell _ Array from Xil-The DSMAC IIA was inx Inc., San Iose, Calif. comes into the picture. McDonnell programmed the

part to generate part to generate the timing signals for the digitizer and the address bits for storage. The DSMAC IIA was designed to operate in either of two modes, depending on the mission at hand. depending on the mission at hand. But rather than designing separate logic for each mode, McDonnell engineers drew on the pro-grammable gate array technology and designed the system so the operating software for each mode

new flight software. Hardware need

nell Douglas to Xilinx's LCA. Unlike some other FPGAs, which

changes to be made to a system's logic funcdesigned to operate in two modes, depending on the mission at hand.

Like a microprocessor, the LCA is a program-driven device. The archia program-unven device. The archi-tecture features three types of user-configurable elements: an interior configurable elements: an interior array of logic blocks, a perimeter of 1/O blocks, and programmable interconnection resources. Config-uration is established by programming internal static memory cells that determine the logic functions and interconnections. The configu-



Instruction Set Metamorphosis with FPGAs





IEEE Computer Magazine, March 1993





Processor Reconfiguration Through Instruction-Set Metamorphosis

Peter M. Athanas, Virginia Polytechnic Institute and State University

Harvey F. Silverman, Brown University

eneral-purpose computers are designed with the primary goal of providing acceptable performance on a wide variety of tasks rather than high performance on specific tasks. The performance of these machines ultimately depends on how well the capabilities of the processing platform match the computational characteristics of the applications. If an application requires more computational power than a general-purpose platform can achieve, users are often driven to an application-specific computer architecture in which fundamental machine capabilities are designed for a particular class of algorithms. Tasks suited to a given application-specific machine perform well, but tasks outside the targeted class usually perform poorly.

Computationally intensive applications typically spend most of their execution time within a small portion of the executable code.¹ A general-purpose machine can substantially improve its performance in many of these applications by adapting the processor's configuration and fundamental operations to these frequently accessed portions of code. Segments of the processing platform can be reconfigured to add new capabilities that customize the architecture to individual tasks. Such an architecture retains its general-purpose nature, while reaping the performance benefits of application-specific architectures.

In this article, we review some of the issues in adaptive computing systems and describe the architecture and compiler components of a general-purpose computing platform called PRISM (Processor Reconfiguration through Instruction-Set Metamorphosis). We also describe PRISM-I, an initial prototype system, and present experimental results that demonstrate the benefits of the PRISM concept.

IEEE Computer Magazine, March 1993

This general-purpose architecture speeds up computationally intensive tasks by augmenting the core processor's functionality with new operations.



PRISM (Athanas, 1993 March)

Table 1. Compilation and performance results of functions from the PRISM-I compiler running on a Sun Sparc IPC workstation. Speedup factors represent the improvement of executing on a 10-MHz M68010-based Armstrong node with PRISM-I versus executing on the node without PRISM-I. Compilation times do not include target place-and-route times.

Function Name	Description (input bytes/output bytes)	Compilation Time (min.)	Percent Utilization of XC3090 FPGA	Speedup Factor
Hamming(x, y)	Hamming metric calculation (4/2)	6	38	24
Bitrev(x)	Bit-reversal function (4/4)	2	0	26
Neuron(x, y)	Cascadable 4-input n-net function (4/4)	12	52	12
MultAccm(x, y)	Multiply/accumulate function (4/4)	11	58	2.9
LogicEv(x)	Logic-simulation engine function (4/4)	12	40	18
ECC(x, y)	Error-correction coder/decoder (3/2)	6	14	24
Find_first_1(x)	First "1" in input locater (4/1)	3	11	42
Piecewise(x)	Five-section piecewise linear segmentation (4/4)	24	77	5.1
ALog2(x)	Base-2 A*log(x) computation (4/4)	16	74	54



Sequence Comparison using SPLASH (Gokhale, 1991)

SSKQTGKGS-SRIWDN







Building and Using a Highly Parallel Programmable Logic Array

Maya Gokhale, William Holmes, Andrew Kopser, Sara Lucas, Ronald Minnich, and Douglas Sweely Supercomputing Research Center

Daniel Lopresti, Brown University

ith a \$13,000 two-slot addition called Splash, a Sun workstation can outperform a Cray-2 on certain applications. Several applications, most involving bit-stream computations, have been run on Splash, which received a 1989 Gordon Bell Prize honorable mention for timings on a problem that compared a new DNA sequence against a library of sequences to find the closest match. In essence, Splash is a programmable linear logic array that can be config

Construction of real hardware and feedback from real users contributed to Splash's design, development, array, the linear array of chips comprising Splash is programmed at a very low level. A hardware implementation of the desired algorithm must be synthesized. Unlike the fixed-function systolic array, the "hardware" can be reprogrammed and loaded with new algorithms. This is made possible by using field-programmable gate arrays (FPGAs) as the chips of the linear array. Unlike the programmable systolic array, each stage of linear array does not have an instruction set architecture. Bather, than





Figure 1. The 32-stage linear array.



Figure 7. A linear systolic array for sequence comparison.



Machine	Best time in seconds	Speedup	Notes
Splash	0.020	2,700	1 MHz, Sun 3/260 host
P-NAC	0.91	60	Special-purpose NMOS device, Sun 2 host
Multiflow Trace	3.7	14	C compiler, optimization level 5, 14 functional units
Connection Machine CM-2	2 4.7	11	C compiler, Paris library 16,000 processors
Cray-2	6.5	8.3	Vector Pascal, one head
Convex C1	8.9	6.0	Vector C compiler, optimization level 2
Sun 3/140	48	1.1	C compiler
Sun Sparcstation I	5.8	9.3	C compiler
DEC VAX 11/785	54	1.0	C compiler

Table 1. Benchmark results for 100 comparisons of 100-long sequences.



FPGA Evolution

Sea of CLBs

Block RAMs

Embedded CPUs

DSP Slices (Sea of MACs)

ML Specific FPGAs (Xilinx Versal, Intel TensorBlocks)





Architectures for FPGAs



(d) Sea-of-Gates





HPC has changed too

Al is the new HPC

Al is taking over as the primary technology used to tackle complex computational problems

AI is becoming the key tool for performing complex simulations and data analysis

Impressive ability to handle large datasets and intricate models.



(Engineering GPT3 Model Parameters and Multiplications



Batch size	1			
Stages	Matrix Multiplication			No of Macs
	М	К	Ν	~M*K*N
Tokenization and Word Embeddings				
One Hot Mat * Embedded Weight Mat	2048	51,200	12288	1.28849E+12
Positional Encoding				
Word Embedding Mat+ Positional Encoded Ma	2048	12288		
Muli Head Attention Block				
	Number of	Number of Blocks		
X*WQ = Q	2048	12288	128	3221225472
X*WK = K	2048	12288	128	3221225472
X*WV = V	2048	12288	128	3221225472
Q*KT = QK	2048	12288	2048	51539607552
Softmax	2048	2048		
QK*V	2048	2048	128	536870912
Concate Heads	2048	12288		
Linear Tranformation	2048	12288	12288	3.09238E+11
Feed forward Neural Network				
Linear Tranformation + Bias	2048	12288	49152	1.23695E+12
Linear Transformation + Bias	2048	49152	12288	1.23695E+12
FFN + Input	2048	12288		
Normalize	2048	12288		
Decoding				
	2048	12288	51200	1.28849E+12
Softmax	2048	51200		
Output	2048	51200		
Total Model Parameters	1.7461E+11			

1



All roads lead to GEMM

GEMM has been the bread and butter of HPC

HPC done via Al

HPC done in conjunction with AI

Whether HPC or AI,

All roads lead to GEMM



Programmable Matrix Accelerators – Tensor Cores

- Average speed-up on FP16 Tensor Cores compared to FP32 CUDA Cores:
 - **GEMM**: 7.69 × (hmma.1688), 9.14x (hmma.16816)
 - GEMV: 7.82 × (hmma.1688), 8.96x (hmma.16816)
 - Conv2D: 6.99 × (hmma. 1688)







Reshaping Matrix Accelerators to do other Functions

- In general, FIR and ElWiseAdd see performance degradation on Tensor Cores despite transformation.
- By default, they cannot run on Tensor Cores.
- Average speed-up on FP16 Tensor Cores compared to FP32 CUDA Cores:
 - **FIR**: 0.30 × (reshaped GEMV), 0.01x (implicit GEMV)
 - ElWiseAdd: 0.25 ×







Tensor Slices: Hardening ML Specific Blocks





General goal – Higher performance and Lower energy

Arora et al., Tensor Slices to the Rescue: Supercharging ML Acceleration on FPGAs, FPGA 2021



Compute Throughput and Frequency Improvement



Percent of area converted to tensor slices

Not extra area



Area and Routing Wirelength Reduction





Tensor Slices: Non-ML Benchmarks do not slowdown

Achieved Frequency activity of the section of the

Higher is better



Lower is better

First 7 bars are for non-ML Benchmarks Next 6 are for ML benchmarks Last 2 bars are averages. Last bar is average for ML



Intelligent Compute Fabrics: Supercharging ML Acceleration on FPGAs – Compute-RAM Slices







Compute Throughput Improvement





Speedup and Energy Reduction





Era of Chiplets



2.5D and 3D Chiplets

MAGINE



DNNs in Extreme Throughput Applications



ow do we mix DNNs into extreme-throughput applications?

• Need DNNs running at 100Ms of FPS, sub-microsecond latency





LogicNets

- LogicNets (Umuroglu et al., 2020):
 - Trains sparse DNNs with binary inputs and activations.
 - After training: converts neurons into LUTs by going through all possible IO combinations.







LogicNets

- LogicNets (Umuroglu et al., 2020):
 - Trains sparse DNNs with binary inputs and activations.
 - After training: converts neurons into LUTs by going through all possible IO combinations.





Differentiable Weightless Neural Networks (DWN) (ICML 2024)





Reconfigurable Chiplets

What should be on the reconfigurable chiplet?

CLB Chiplets

Neural Network Chiplets

DSP Chiplets

Memory Chiplets

Reconfigurable Tensor Cores (V*V, M*V, M*M)

AI Chiplets (TensorSlices, PIMs)





Thoughts on Reconfigurable Chiplets

- Memory-Heavy Chiplet Configurations
- **Compute-Heavy Chiplet Configurations**
- Fine-Grain Reconfiguration (High Overhead)
- Coarse-Grain Reconfiguration (Medium Overhead)
- Large-Grain Reconfiguration (Small Overhead)





It's all about the granularity





It's all about the interconnect





It's all about the scale





It's all about the mapping of applications to the heterogeneous reconfigurable substrate





Importance of Mapping for HPC on Reconfigurable Heterogeneous Substrate





It's all about the ability to model and evaluate







Chips and Chiplets for AI and ML and HPC



Chips will mix chiplets of CPUs, GPUs, FPGA-like blocks, ASIC-like blocks, HBMs, etc.

High Throughput, Low Power, Low Latency







Summary

Reconfigurable Large Scale Substrates for AI and ML and HPC seem viable

It will be all about the granularity

It will be all about the overheads of reconfiguration

It will be all about the interconnect

It will be all about the mapping

It will be all about the ability to model and evaluate



Hope we will make computing more energy efficient

- Energy efficiency: the brain is about 500,000 x more energy efficient than an Nvidia P100 GPU (ISCA 2017)
- 13,000 x more energy efficient than H100



[Source: Yoshua Bengio, ISCA TIML 2017]



VS





Thank You! Questions?



Laboratory for Computer Architecture (LCA) The University of Texas at Austin Ica.ece.utexas.edu