



PYNQ for HPC

Graham Schelle

Fellow, Adaptive and Embedded Computing Group (AECG)

Agenda

Why Productivity Software for H²RC?

...a Machine Learning example (DPU-PYNQ)

...a Cloud example (PYXRT)


...a Quantum example (QICK)

And what about Productivity Software for Hardware?

...PYNQ-Metadata

Why Productivity Software for H²RC?

Increasing SoC Complexity




H² : Heterogeneous and High Performance



How can productivity software help here?

Why Productivity Software for H²RC?

Increasing SoC Complexity




H² : Heterogeneous and High Performance

Hardware complexity often exposed to software


...to enable user programmability

→ Software productivity challenges (and opportunities!)

Why Productivity Software for H²RC?



What is the “it” in this talk?



Glue It All Together With Python

Python is an advanced scripting language that is being used successfully to glue together large software components. It spans multiple platforms, middleware products, and application domains. Python is an object-oriented language with high-level data structures, dynamic typing, and dynamic binding. Python has been around since 1991, and has a very active user community. For more information, see the Python website <http://www.python.org>.

Guido van Rossum, 1998

Example – DPU-PYNQ


The DPU is AMD's Adaptive Computing Deep Learning Accelerator

Leverages a **host-machine quantization framework** for training and then a **target runtime framework** for execution

Its an **IP block** found within **Vivado**, instantiated within **VitisAI**, user software written in **Vitis**

Deployed on **Zynq UltraScale, Versal & Alveo**

 **PYNQ platforms**



The screenshot shows the Xilinx Vitis AI website. The top navigation bar includes 'Solutions', 'Products', and 'Company'. The main header features the Xilinx logo and 'VITIS AI'. Below the header, there are several product categories: 'Vitis Software Platform', 'Vitis AI', 'Vitis Video Analytics SDK', 'Vitis Libraries', and 'Vitis Model Composer'. A central video player displays 'Introducing VITIS AI'. To the right, the text 'Adaptable and Real-Time AI Inference Acceleration' is accompanied by 'Download', 'What's New', and 'Get Started' buttons. A navigation bar at the bottom of the main content area includes 'Overview', 'Deployment', 'Documentation', 'Solutions', and 'Video'. The 'Deployment' section is active, showing 'Edge Deployment' information. It states: 'With Vitis AI, developers achieve efficient AI computing on edge applications such as IoT, automated driving and ADAS, medical imaging, and video analytics. Vitis AI delivers powerful computing performance with best-in-class algorithms for edge devices while keeping flexibility in deployment with optimal power consumption.' Below this, it says 'Get hands-on with Vitis AI and choose the Xilinx edge platform and embedded partners:'. A list of options includes: 'Versal AI Core Series VCK190 Evaluation Kit', 'Zynq UltraScale+ MPSoC ZCU102 and ZCU104 Evaluation Kit', 'Xilinx Kria System-on-Module (SoM)', and 'PYNQ platforms', which is highlighted with a black box.



Jupyter Notebook Running DPU-PYNQ

apt/pip

overlays


pynq

PYNQ Virtual Env (venv)

PYNQ Linux Rootfs

Kernel / Drivers

BSP






Jupyter Notebook
Running DPU-PYNQ

```
`pip install dpu-pynq`
```

```
pynq
```

```
PYNQ venv
```

```
PYNQ Linux
```






``pip install dpu-pynq``

`pynq`

`PYNQ venv`

`PYNQ Linux`



Jupyter Notebook Running DPU-PYNQ

```
from pynq_dpu import DpuOverlay  
overlay = DpuOverlay("dpu.bit")  
  
overlay.load_model("dpu_resnet50.xmodel")
```




```
`pip install dpu-pynq`
```

```
pynq
```

```
PYNQ venv
```

```
PYNQ Linux
```



Xilinx / **DPU-PYNQ** Public


Xilinx / **PYNQ** Public

Avnet / **Ultra96-PYNQ** Public

MicroPhase / **antsdr-pynq** Public

aldec / **TySOM-PYNQ** Public

PYNQ v3.0 is now available. We've added pynq-metadata with support for hardware design introspection, more supported boards like the #zcu208 and we continue to actively maintain PYNQ-Linux with upgraded software packages.



PYNQ v3.0 (Belfast) Release
 discuss.pynq.io • 1 min read


Jeff Fifield and 202 others 11 comments • 7 reposts

Like Comment Repost Send

11,213 impressions [View analytics](#)



```
pip install dpu-pynq`
pynq
PYNQ venv
PYNQ Linux
```



DPU-PYNQ with Vitis AI 2.5 support now available... but more importantly now available on most platforms we could find.



PYNQ™
DPU On 20+ boards



DPU-PYNQ v2.5.0 release -- now on 20+ boards
 discuss.pynq.io • 1 min read

Cathal McCabe and 122 others 2 comments • 7 reposts

Like Comment Repost Send


5,324 impressions [View analytics](#)

Edge to Cloud Productivity

pyng

PYNQ venv

PYNQ Linux




Browser window showing the GitHub repository page for Xilinx / PYNQ. The file path `requirements.txt` is highlighted in a red box. The commit message is "skalade packages updated to be compatible with ubuntu 22.04 and ...". The file content is:

```
1 alabaster==0.7.12
2 anyio==3.6.1
3 argon2-cffi==21.3.0
4 argon2-cffi-bindings==21.2.0
5 asttokens==2.0.5
```


`pip install -r requirements.txt`
`pip install pyng`

Edge to Cloud Productivity



Accelerated Edge & Cloud Predictive Maintenance with Azure IoT


Webinar
Available On-Demand



pynq

PYNQ venv


PYNQ Linux



Edge to Cloud Productivity



Motor Control
@RoSCon 2022



Smart Camera
@SPS 2022


`pynq`

`PYNQ venv`




`Kria-PYNQ/install.sh`

`PYNQ-Linux`

`Official Ubuntu`




Edge to Cloud Productivity



Edge to Cloud Productivity

```
# which platforms to build the [neural] networks for
zynq_platforms = ["ZCU102", "ZCU104"]
alveo_platforms = ["U250"]
platforms_to_build = zynq_platforms + alveo_platforms
```

 [Xilinx / finn-examples](#) Public

```
ol = Overlay("an_example.bit")
ol = Overlay("an_example.xclbin")
ol = Overlay("an_example.xsa")

ol = Overlay("an_example.bit", dtbo="a_devicetreelayout.dtbo")
```

pynq

PYNQ venv


PYNQ-Linux

Official Ubuntu

x86 Linux

PYXRT

XRT





Edge to Cloud Productivity

PyLog: An Algorithm-Centric Python-Based FPGA Programming and Synthesis Flow

Sitao Huang^{1*}, Kun Wu, Hyunmin Jeong, Chengyue Wang,
Deming Chen^{1*}, *Fellow, IEEE*, and Wen-Mei Hwu^{1*}, *Fellow, IEEE*



PyLog runtime uses PYNQ [20] and XRT, which are runtime libraries from Xilinx. The lower half of Fig. 2 shows an example of PCIe-based FPGA platform. Note that PyLog can support both PCIe-based high-performance FPGAs and low-power SoCs and MPSoCs

Unified edge to cloud API
for adaptive computing






Edge to Cloud Productivity

```
buffer = pynq.allocate(shape=(height, width, 3), dtype=np.uint8)
```



The New Cloud - Quantum

RFSoC-PYNQ



ARM Cortex Processing System

- Quad-Core A53 (64-bit)
- Dual-Core R5 (32-bit)

Hardened Engines

- PCIe Gen3 & Gen4
- 100G Cores

33G Transceivers

- 33Gb/s
- 28G Backplane Capable

Integrated Direct-RF Analog-to-Digital Converters

Soft Decision Forward Error Correction

LDPC & Turbo Support

Programmable Logic

- 16nm FinFET
- UltraScale+ FPGA Fabric

DSP-Intensive

- 4,272 DSP slices
- 7,612 GMACs

Integrated Direct-RF Digital-to-Analog Converters



The New Cloud - Quantum

RFSoc-PYNQ

pynq

PYNQ venv

PYNQ-Linux



[strath-sdr / rfsoc_sam](#) Public

[Xilinx / DSP-PYNQ](#) Public

[Xilinx / SDFEC-PYNQ](#) Public

The New Cloud - Quantum

RFSoC-PYNQ

pynq




PYNQ venv

PYNQ-Linux

ARM
CPUs





DACs

ADCs



The New Cloud - Quantum




RFSoc-PYNQ



*AWG – Arbitrary Waveform Generator


The New Cloud - Quantum

RFSoc-PYNQ



Gustavo Cancelo led a team of Fermilab engineers to create a new compact electronics board: It has the **capabilities of an entire rack of equipment** that is compatible with many designs of superconducting qubits at a **fraction of the cost.**


HPCwire.com



 [openquantumhardware / qick](https://github.com/openquantumhardware/qick) Public

Coming Soon ... PYNQ-Metadata for Hardware Reuse

DPU-PYNQ with Vitis AI 2.5 support now available... but more importantly now available on most platforms we could find.



PYNQ™
DPU On 20+ boards

DPU-PYNQ v2.5.0 release -- now on 20+ boards
discuss.pynq.io • 1 min read

Cathal McCabe and 122 others 2 comments • 7 reposts

Like Comment Repost Send

5,324 impressions View analytics

```
from pynqutils import Boards, VitisAI
from pynqmetadata import Metadata

zu_boards = Boards(families=['ZynqUltraScale'])

for b in zu_boards:
    vai_overlay = VitisAI(md=Metadata('zcu104_dpu.hwh'), board=b)
    vai_overlay.generate()
```

- 1 Boards and existing designs as Python objects
- 2 Declarative manipulations to change the design
- 3 Simple backend to reconstruct the design

Summary

Glue **It** All Together With Python

Glue **Heterogeneous** Development and Integration Together with Productivity Frameworks

E.g. PYNQ

Nothing shown gets in the way of “**High Performance**” ...

Everything shown is to simplify “**Reconfigurable Computing**” ...

Everything shown is open source, community supported

Please contact me to collaborate on how we can make **Reconfigurable Computing** more accessible to the HPC community

graham.schelle@amd.com

Thank you

Please contact me to collaborate on how we can make **Reconfigurable Computing** more accessible to the HPC community

graham.schelle@amd.com

AMD 