

### Stencils, Solvers and Sphere Decoders on FPGAs H2RC 2022

Suhaib A Fahmy suhaib.fahmy@kaust.edu.sa



Science and Technology



# FPGAs for High Performance Computing

- 8th edition of this workshop continues to stake a claim
- FPGAs' unique features continue to attract attention, primarily:
  - Efficiency: reducing energy footprint
  - Irregularity and precision: offering more tailored computing
- Evolution in the last decade:

#### Productive HLS tools



H2RC 2022, 14 Dec 2022, Dallas, TX



2

## Three applications

- Structured mesh stencils
- Tridiagonal system solvers
- Sphere decoding for Massive MIMO





### Structured mesh based stencil solvers

Finite Difference Methods (FDM) used to solve PDEs numerically, stencils are used to specify required points

for t in range(n\_iter) for x in range(height) for y in range (width)  $U_{x,y}^{t+1} = k_1 U_{x-1,y}^t + k_2 U_{x,y-1}^t + k_2 U_{x,y-1$ 

Intrinsically parallel: all cells could be updated in parallel



$$k_3 U_{x+1,y}^t + k_4 U_{x,y+1}^t + k_5 U_{x,y}^t$$



:t

:t+1

_	



## Stencil processing element

- We build a processing primitive using similar techniques to FIR filters:
  - Line buffers using BRAMs/URAMs
  - Window buffers using registers enabling parallel stencil operation
  - Perfect data reuse: each point is only read from memory once







## Vectorising stencil operations

- points at a time.
- proportional to vectorisation factor



H2RC 2022, 14 Dec 2022, Dallas, TX

It is possible to vectorise these operations such that we compute multiple stencil









## Iterative loop unrolling

- We can also unroll the iterative loop, that is, execute multiple iterations in a pipelined parallel manner
- Bandwidth requirement not affected
- On-chip buffering proportional to unroll factor











### Performance Model

- We can compute the expected latency based on the loop latency and the pipeline latency
- 2D mesh

$$Lat_{2D} = \frac{n_{iter}}{p} \times \left( \left\lceil \frac{m}{V} \right\rceil \times \left( n + p + \frac{D}{2} \right) \right)$$

3D mesh

$$Lat_{3D} = \frac{n_{iter}}{p} \times \left( \left\lceil \frac{m}{V} \right\rceil \times n \times \left( l + p + \frac{D}{2} \right) \right)$$

Model is 85% accurate



Symbol	Parameter
V	Vectorisation factor
р	Iterative loop unroll factor
D	Stencil order
m,n,l	x, y, z, dimensions of mesh
Niter	Total number of iterations



#### Resource model

- We can compute a resource model to help guide us to the best parameters for an implementation
  - DSP blocks used by compute units
    - Depends on number of additions and multiplications
  - BRAM/URAM used for cyclic buffers
  - External memory bandwidth proportional to V





# Optimising for mesh sizes

- Large meshes could exhaust on-chip memory for buffering
  - Solve overlapped smaller meshes
  - Some redundant computation:
    - Lower iterative loop unroll
    - Larger spatial blocks
    - Higher vectorisation







## Optimising for mesh sizes

- Small meshes underutilise FPGA resources due to pipeline latency
- We can batch smaller meshes into a larger mesh to overcome this latency, solving one dimension with larger size





H2RC 2022, 14 Dec 2022, Dallas, TX

Indi	vidu	al G	irids

#### Batched Grid

Not a Multiple V=4







Not a Multiple V=4


e:4
Module:5
npute Module:6
Vrite Module

Time



11

#### Stencil evaluation

Three representative applications

- Poisson 2D, 5-point Stencil
- Jacobi7pt 3D, 7-point stencil
- RTM\_forward 3D, 25-point stencils, vector elements
- Implementation using Vitis 2019.2 in C++ targeting Alveo U280







### Determining design parameters

- Poisson: 4 add, 2 multiply
- Jacobi: 7 add, 6 multiply
- design parameters
- We lower V to support easier routing to memory ports (2 HBM)

Stencil	Batched - V	Batched - P	Tiled - V	Tiled - P	Tile Size	Tiled:Valid ratio
Poisson	8	68	8	68	8192 x H	98.5
Jacobi	8	28	64	3	768 x 768 x Z	98.4



H2RC 2022, 14 Dec 2022, Dallas, TX

Determine DSP usage per compute unit then use the model to determine







#### Baseline



H2RC 2022, 14 Dec 2022, Dallas, TX

#### Batched





#### Results - Poisson

Spatially Blocked



H2RC 2022, 14 Dec 2022, Dallas, TX





#### Results - Jacobi

#### Baseline



H2RC 2022, 14 Dec 2022, Dallas, TX

#### Batched





#### Results – Jacobi

Spatially Blocked



More results for RTM in our IPDPS 2021 paper + open source release Kamalakkannan, Mudalige, Reguly, and Fahmy, High-Level FPGA Accelerator Design for Structured-Mesh-Based Explicit Numerical Solvers, IPDPS 2021



# Tridiagonal Solvers

- Many HPC applications rely on solving systems of PDEs
  - Computational fluid dynamics
  - Computational finance
- matrices
- Many libraries on CPU and GPU

H2RC 2022, 14 Dec 2022, Dallas, TX

$$\frac{\partial u}{\partial t} = \alpha \left( \frac{\partial^2 u}{\partial x^2} + \frac{\partial^2 u}{\partial y^2} \right)$$

Many methods use tridiagonal system solver kernels, e.g. Alternating Direction Implicit, Multigrain
 ADI breaks time steps and solves simpler tridiagonal
 Many methods use tridiagonal system solver kernels, and the solves simpler tridiagonal
 Many methods use tridiagonal system solver kernels, and the solves simpler tridiagonal





# On-chip memory flexibility

- Consider an application where you are required to solve in the zdimension
- We can read XZ planes from DRAM and cache on-chip
- Read the z-lines from this on-chip buffer



H2RC 2022, 14 Dec 2022, Dallas, TX





0





## Multi-dimensional tridiagonal solvers

A is banded matrix and b values are non-zero

Solve for the unknowns u in multiple dimensions iteratively

Popular iterative solvers: Thomas, PCR, SPIKE

$$Au = d$$

$$a_{i}u_{i-1} + b_{i}u_{i} + c_{i}u_{i+1} = d_{i}, \quad i = 0, 1, ..., N - 1$$

$$\begin{bmatrix} b_{0} & c_{0} & 0 & \dots & 0 \\ a_{1} & b_{1} & c_{1} & \dots & 0 \\ 0 & a_{2} & b_{2} & \dots & 0 \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ 0 & 0 & \dots & a_{N-1} & b_{N-1} \end{bmatrix} \begin{bmatrix} u_{0} \\ u_{1} \\ u_{2} \\ \vdots \\ u_{N-1} \end{bmatrix} = \begin{bmatrix} d_{0} \\ d_{1} \\ d_{2} \\ \vdots \\ d_{N-1} \end{bmatrix}$$

batch 19 10







### FPGAs for iterative kernels

- Individual GPU kernels receive and push data to global memory
- Fusing, pipelining, or unrolling of iterative loops require global memory synchronisation which degrades performance
- FPGAs enable kernel to kernel communication and allow for onchip data reuse









Approach

- Re-evaluated tridiagonal solver algorithms on FPGAs considering
- Created a new FPGA tridiagonal solver library for batched multidimensional solves, exploiting High Bandwidth Memory
- Created an analytical performance model to aid design space exploration, achieving 85% accuracy

problem size, dimensionality, number of systems, and compute data path

Implementing two non-trivial applications and compared against GPU



22

# Solver algorithms

- Thomas solver has O(N) complexity but has serial dependencies within loops and between iterations
- PCR has O(N log N) complexity but inner loop can be partitioned and parallelised



#### **Algorithm 1:** thomas(a, b, c, d, u)

1:  $d_0^* \leftarrow d_0/b_0$ 2:  $c_0^* \leftarrow c_0/b_0$ 3: for i = 1, 2, ..., N - 1 do 4:  $r \leftarrow 1/(b_i - a_i c_{i-1}^*)$ 5:  $d_i^* \leftarrow r(d_i - a_i d_{i-1}^*)$ 6:  $c_i^* \leftarrow rc_i$ 7: end for 8:  $u_{N-1} \leftarrow d_{N-1}$ 9: for i = N - 2, ..., 1, 0 do 10:  $u_i \leftarrow d_i^* - c_i^* u_{i+1}$ 11: end for 12: **return** *u* 

#### Algorithm 2: pcr(a, b, c, d, u)1: for p = 1, 2, ..., P do $s \leftarrow 2^{p-1}$ 2: for i = 0, 1, ..., N - 1 do $r \leftarrow 1/(1 - a_i^{(p-1)}c_{i-s}^{(p-1)} - c_i^{(p-1)}a_{i+s}^{(p-1)})$ 4: $a_{i}^{(p)} \leftarrow -r(a_{i}^{(p-1)}a_{i-s}^{(p-1)})$ 5: $c_i^{(p)} \leftarrow -r(c_i^{(p-1)}c_{i+s}^{(p-1)})$ 6: $d_i^{(p)} \leftarrow$ 7: $r(d_{i}^{(p-1)} - a_{i}^{(p-1)}d_{i-s}^{(p-1)} - c_{i}^{(p-1)}d_{i+s}^{(p-1)})$ end for 9: end for 10: $u \leftarrow d^{(P)}$ 11: **return** *u*





# Optimising Thomas on FPGA

- - On-chip memory enables interleaving
- and backward to different groups
  - Double buffers for continuous data movement



Inter iteration loop dependency: single iteration loop latency means pipeline is idle for some time  $\rightarrow$  group multiple systems and interleave their solves

► Forward loop and backward loop cannot operate in parallel → apply forward

Thomas is then more efficient than PCR due to the lower resource usage





# Parallelising Thomas

- Parallel Thomas solvers each solve different systems
- However, when solving in the xdimension, the parallel solvers require non-coalesced memory access
- Instead, a block transpose can be done on-chip, which is highly efficient







<sup>(</sup>b) y-dim solve











# Tiling for large systems

- Interleaving for larger systems can consume significant on-chip memory
- Instead, the systems can be solved in tiles, each solved interleaved with others
- Back substitution used to produce final result



 $b_1$  $a_1$  $d_1$ с<sub>1</sub> b<sub>2</sub>  $u_1$  $a_2$ *c*<sub>2</sub> U7  $d_2$  $b_3$  $d_3$ Из C3 = $d_4$  $b_4$ aд U4 С4  $b_5$  $d_5$ *a*5 *C*5  $U_{5}$  $d_6$ И6







### Experimental setup

- Used comparable FPGA and GPU platforms
  - Nvidia V100 is 12nm with 900GB/s global memory bandwidth
  - Xilinx U280 is 16nm with 460GB/s global memory bandwidth



FPGA	Xilinx Alveo U280
DSP blocks	8490
BRAM/URAM	6.6MB (1487 blocks)/34.5MB (960 blocks)
HBM	8GB, 460GB/s, 32 channels
DDR4	32GB, 38.4GB/s, in 2 banks
Host	AMD Ryzen Threadripper PRO 3975WX (32 cores)
	512GB RAM, Ubuntu 18.04.6 LTS
Design SW	Xilinx Vivado HLS, Vitis 2019.2
Run-Time	Xilinx XRT 202020.2.9.317
GPU	Nvidia Tesla V100 PCle
Global Mem.	16GB HBM2, 900GB/s
Host	Intel Xeon Gold 6252 @2.10GHz (48 cores)
	256GB RAM, Ubuntu 18.04.3 LTS
Compilers, OS	nvcc CUDA 10.0.130, Debian 9.11



# Xilinx library comparison

- Xilinx provide a PCR-based library for batched solves
- Compared for different batch sizes with 128 and 1024 systems
- Order of magnitude improved performance for larger batch sizes
- (F2 includes unrolling the inner loop of PCR for the Xilinx library)







## Complex applications

- Alternating Direction Implicit Heat Diffusion
  - 2D and 3D, FP32 and FP64
- 2D Stochastic Local Volatility

#### 2D FP64



## Alternating Direction Implicit

- For 2D application, possible to fully pipeline kernels
- Iterative loop can be unrolled
- To create the delay buffer, spare HBM interfaces are used
- Results in high bandwidth and pipeline is better utilised



**2D ADI Compute Unit** 





#### ADI heat diffusion results



(a) 2D ADI: 120 iter.

H2RC 2022, 14 Dec 2022, Dallas, TX



(b) 3D ADI: 100 iter.



#### ADI heat diffusion results

2D FP32 (120 iterations, $f_U = 3$ )											
Batch Size		]	1500			3000					
	Ba	ndwi	dth	En	ergy	В	andwid	th	Energy		
Mesh	F	Gx	Gy	F	G	F	Gx	Gy	F	G	
32 <sup>2</sup>	501	375	276	1	5	563	435	377	2	9	
64 <sup>2</sup>	524	428	449	3	16	556	447	512	6	29	
128 <sup>2</sup>	602	416	539	12	60	620	418	554	23	115	
2D FP64 (120 iterations, $f_U = 2$ )											
		2D	FP64	(12	0 ite	rations,	$f_U = 2$	2)			
Batch Size		2D	FP64 1500	(12	0 ite	rations,	$f_U = 2$	2) 3000			
Batch Size	Ba	2D : ndwic	FP64 1500 dth	(12 En	0 itei ergy	rations, B	$f_U = 2$ Sandwid	2) 3000 Ith	Ene	ergy	
Batch Size Mesh	Ba F	2D ndwic Gx	FP64 1500 dth Gy	(12 En	0 ite ergy G	rations, B F	$f_U = 2$ Bandwid Gx	2) 3000 Ith Gy	Ene F	ergy G	
Batch Size Mesh 32 <sup>2</sup>	Ba F 360	2D ndwic Gx 396	FP64 1500 dth Gy 501	(12 En F	0 ite ergy G 7	rations, B F 395	$f_U = 2$ Sandwid Gx 441	2) 3000 th Gy 535	Ene F 4	ergy G 14	
Batch Size Mesh 32 <sup>2</sup> 64 <sup>2</sup>	Ba F 360 380	2D ndwid Gx 396 401	FP64 1500 dth Gy 501 492	(12 En F 2 9	0 ite ergy G 7 30	rations, B   	$f_U = 2$ Sandwid Gx $441$ $417$	2) 3000 th Gy 535 506	Ene F 4 18	ergy G 14 61	



H2RC 2022, 14 Dec 2022, Dallas, TX

3D FP32 (100 iterations)												
Batch Size		24						72				
		Banc	andwidth Energy Bandwidth Energy			Energy Bandwidth E						ergy
Mesh	F	Gx	Gy	Gz	F	G	F	Gx	Gy	Gz	F	G
$\begin{array}{c} 32 \times 32 \times 32 \\ 48 \times 48 \times 48 \end{array}$	218 288	380 426	229 354	283 477	1 3	3 9	266 338	449 459	390 408	537 553	3 7	8 25
$96 \times 96 \times 96$	346	401	401	568	18	65	358	415	419	563	53	197
				3D F	P64	(100	iteratio	ons)				
Batch Size			24	ŀ					72	2		
		Bandwidth Energy				ergy		Band	width		Ene	rgy
Mesh	F	Gx	Gy	Gz	F	G	F	Gx	Gy	Gz	F	G
$32 \times 32 \times 32 48 \times 48 \times 48$	201 242	405 388	365 407	445 536	2 7	4 16	239 267	<mark>439</mark> 408	424 421	527 554	6 18	13 48
$96 \times 96 \times 96$	271	324	412	550	47	135	276	338	436	565	139	399





### Tiled ADI heat diffusion



(c) 2D ADI-Thomas-PCR: 100 iter.

Batch Size			60			180				
	Bandwidth			Energy		Bandwidth			Energy	
Mesh	F	Gx	Gy	F	G	F	Gx	Gy	F	G
256 <sup>2</sup>	692	213	238	5	8	217	766	437	13	21
512 <sup>2</sup>	218	768	379	17	28	222	797	534	51	75
896 <sup>2</sup>	220	345	495	53	104	222	342	562	156	312



H2RC 2022, 14 Dec 2022, Dallas, TX

(d) 2D ADI-Thomas-Thomas: 100 iter.





## Stochastic local volatility application

- 2D computational finance application based on ADI method
- Multiple loops including higher order stencils, complex data structures, and FP64 arithmetic
- Energy is the main win for FPGAs here
- Must consider the bandwidth differences between the two platforms

More detail and results in our ICS 2022 paper + open source release Kamalakkannan, Mudalige, Reguly, and Fahmy, High Throughput Multidimensional Tridiagonal System Solvers on FPGAs, ICS 2022





### Massive MIMO

- Wireless technique with large number of antennas in Multi-Input Multi-Output arrangement
- Increases channel capacity through transmission of multiple sub streams
- High computational complexity











#### Non-linear Decoders



- Non-linear decoding is a tree search problem
  - Number of children based on modulation factor
- Maximum Likelihood (ML) decoder considered the optimal algorithm – explores whole tree
- Sphere Decoding (SD) is computationally simpler
  - Search space restricted by defining a sphere radius
  - Enumerate candidate solutions inside the sphere
  - Trade-off: <u>BER (Bit Error Rate)</u> vs <u>decoding time</u>









H2RC 2022, 14 Dec 2022, Dallas, TX

Where (s) is the recovered decoded signal







H2RC 2022, 14 Dec 2022, Dallas, TX

Expansion

#### Expand the root node











H2RC 2022, 14 Dec 2022, Dallas, TX

Evaluation

#### Expand the root node

#### Evaluate PD

(Partial Distance)















































H2RC 2022, 14 Dec 2022, Dallas, TX

Selection









H2RC 2022, 14 Dec 2022, Dallas, TX.

12

24

39

6

10

18

8

16

22



Leaf node:

Level 2

Level 1

Global synchronization

Radius (r) updated

Backtrack to previous level



45

# Evaluating Sphere Decoding

- Significant search space reduction compared to Maximum Likelihood
  - Fewer than 1% of nodes evaluated
- GEMM operation at each node is hardware amenable
- However, inherently sequential: evaluations depend on predecessors
- Global synchronisation step to update the Sphere Radius





#### Baseline FPGA Implementation

- Xilinx Alveo U280 accelerator board
- Xilinx Vitis HLS 2020.2 using C++
- Architecture design:
  - stored in HBM
  - The search tree is built dynamically in the configurable fabric



Channel matrix and received signal are sent to the FPGA once to be

Results in comparable performance to an optimised CPU implementation



# Optimising Hardware Architecture

- Optimised GEMM Engine
  - Motivation: all nodes must perform GEMM
  - Systolic array implementation for high throughput
- Pre-fetching unit
  - Motivation: memory access pattern is data dependent
  - Prefetch GEMM operands for next iteration
- Metastate table
  - Motivation: Pointer based addressing not feasible in hardware
  - Indirection using meta state table improves performance











## Optimising Hardware Performance

- Shown for 15x15 MIMO using 4-QAM demodulation
- Realtime constraint of 10ms
- FPGA satisfies this for a lower SNR, which is better









## Further Optimisations

- Move away from Depth-First-Search
  - Partition tree into M levels
  - Keep track of minimum PD for each level
  - Sort each level's queue with minimum PD explored first



H2RC 2022, 14 Dec 2022, Dallas, TX

Further reduction in nodes explored and further 3-4× performance gain



## Further Optimisations

- Rather than backtracking one level, backtrack to the level with the lowest PD
- Track the global minimum encountered so far in a distributed manner
- Combine this global tracking with depth-first-search
- Preliminary results show an additional 10× performance improvement
- However, higher memory requirement and sorting becomes the bottleneck



### About KAUST

- One the shores of the Red Sea, about an hour from the port city of Jeddah
- A graduate-only research university: MS and PhD programs
- All students receive scholarships
- Access to world-class facilities





### About ACCL

- The Accelerated Connected
   Computing Lab looks at all aspects of compute acceleration and connecting accelerators
  - Networking and systems
  - Adaptive computing
  - High performance computing
- We are hiring!







#### FPGA HPC Research at KAUST

- New FPGA research cluster
  - ► 8 nodes
  - 6 Alveo U280
  - ► 12 Alveo U55C
  - 8 VCK5000 (Versal ACAP)
  - 8 NVIDIA A100 GPU
  - 4 Samsung SmartSSD



