FPGA Acceleration of Fluid-Flow Kernels

Ryan Blanchard

Greg Stitt, Herman Lam

Center for Compressible Multiphase Turbulence (CCMT) ECE Department, University of Florida



CCMT





UF FLORIDA **Overview**

ССМЛ


- Homogeneous systems inherently limited by processor performance
 - Hardware Accelerators offer performance and power benefits
- Case study: accelerate HPC physics app with FPGA
 - Develop custom HW pipeline for compute-bound kernel
 - Compare performance with CPU and GPU
 - FPGA brings versatile performance and attractive energy considerations
 - Projected performance to notional FPGA-accelerated HPC system Past - Homogeneous **Present - Heterogeneous Future - Post CMOS Extreme** Present - CPU+GPU Architectures Architectures Heterogeneity

Mem Inter-face

Towards Extreme Heterogeneity

CPU CPU


GPU/ DSP



Reactor Assembly


UF FLORIDA **Motivation:** Application


- Nek5000: physics HPC app renowned for high scalability* Coarse-grained parallelism obtained by dividing large volume into many sub-spaces
- Can we go beyond CPU scaling?
 - Extract fine-grained parallelism inherent in sub-space computations



UF FLORIDA Motivation: FPGA Accelerator

- We show FPGA can accelerate CPU core's performance
- We project how this performance can complement multicores in future heterogeneous systems
 - Design Space Exploration (DSE) of notional accelerator






operation_sum(Vr, Vs, Vt, elements_R[e]->B[b]);

 Derivative computations are compute bottleneck with O(N⁴) complexity

- Three derivatives in a row, one for each 3D direction of flow
- Opportunity for acceleration with custom FPGA circuit

CCMT

UF FLORIDA



Algorithm 1 Partial Derivative Compute Kernel

```
1: for derivative = dr, ds, dt do
       for i = 1, ..., N do
 2:
           for j = 1, ..., N do
 3:
               for k = 1, ..., N do
 4:
                   for q = 1, ..., N do
 5:
                       if dr then
 6:
                           C_r[i][j][k] + = A[i][g] * B[g][j][k]
 7:
                       end if
 8:
                       if ds then
9:
                           C_{s}[i][j][k] + = A[j][g] * B[i][g][k]
10:
                       end if
11:
                       if dt then
12:
                           C_t[i][j][k] + = A[k][q] * B[i][j][q]
13:
14:
                       end if
                   end for
15:
               end for
16:
           end for
17:
18:
       end for
19: end for
```


Primary computation: 3D x 2D matrix multiply

Target Compute Kernel: CPU


• N^3 outputs requiring N MACs each => O(N⁴) complexity

Memory intensity: each N³ input accessed N times

UFITION Target Compute Kernel: FPGA Pipeline



- N parallel Multiply-Accumulate (MAC) pipelines
 - Pre-load each path with 1 row of 2D kernel matrix
 - Stream input ternix, performing all MACs in parallel
 - Each input read only once per derivative
 - Produces results every clock cycle once pipeline is saturated
 - Wide + deep parallelism + reduced memory intensity yields significant performance benefits




Same input data traversed in 3 different directions

- Send input data to FPGA only once per 3 derivative calculations
- Only 1 derivative traverses data in memory order (row-major)
- Other 2 directions require data re-ordering for best efficiency

CCMT

UF FLORIDA 3D Complexity: FPGA Solution



Output Data Stream

Surround pipeline with data re-order buffers

- Receive input ternix in row-major order; store in input buffer while also streaming through pipe for derivative *dt*
- Stream input through pipe with step size of N for *ds*, then N² for *dr*
- Collect results (*ds, dr*) back into row-major order in output buffer

UFINITIA Experimental Methodology

- What execution time is measured, and why?
 - Total timestep = work that each CPU core performs on its assigned portion of volume at every simulated instant
 - Each core has work, whether accelerated or not
 - Limits overall performance speedup by Amdahl's Law
 - Target kernel = portion of total timestep spent performing partial derivative computations
 - Measured on CPU core, GPU and FPGA to determine fine-grained parallelism
 - Speeding up compute bottleneck reduces total run time



computation volume points

O(N⁴)

CMT-nek Workflow

UF FLORIDA Test Environment

Application: CMT-bone-BE


Representative mini-app of CMT-nek

HiPerGator 2.0 @ UF

- CPU: Intel Xeon E5
- GPU: NVIDIA Tesla K80
- Nvcc compiler with O2 optimization

Intel DevCloud

- FPGA: Intel Arria 10 GX 1150
- Quartus Prime Pro 19.2.0
 - Synthesized Fmax 231-250 MHz
- CPU: Intel Xeon E5*
 - *Substitute HiPerGator CPU times for consistency






UFIFICRITA Target Kernel Performance Results

Target kernel faster on FPGA than CPU core (all but 1 case)

- GPU underperforms CPU core in 3 cases
- GPU higher peak computational bandwidth FPGA
- FPGA 28x faster than GPU for sizes 5-10

Target Kernel Speedup vs CPU						
Element Size	CPU Time (ms)	GPU Time (ms)	GPU Speedup	FPGA Time (ms)	FPGA Speedup	
5	0.003	0.279	0.01	0.009	0.35	
8	0.017	0.423	0.04	0.015	1.15	
10	0.041	0.516	0.08	0.023	1.74	
12	0.082	0.034	2.41	0.036	2.30	
16	0.263	0.068	3.88	0.077	3.39	
20	0.659	0.101	6.53	0.148	4.46	
25	1.710	0.171	10.01	0.281	6.09	
32	5.575	0.355	15.68	0.594	9.38	




Element Size

UF FLORIDA Total Timestep Performance Results

- Total timestep performance CPU with FPGA accelerated kernel vs CPU with GPU accelerated kernel
 - CPU+FPGA 18x faster than CPU+GPU for sizes 5-10
 - Competitive performance for larger element sizes
 - FPGA offers low-power performance vs GPU
 - Massive energy savings at small sizes (E=P*t)


Total Timestep Speedup vs CPU						
Element Size	CPU Time (ms)	GPU Time (ms)	GPU Speedup	FPGA Time (ms)	FPGA Speedup	
5	0.008	0.379	0.02	0.013	0.59	
8	0.039	0.531	0.07	0.037	1.06	
10	0.085	0.642	0.13	0.068	1.25	
12	0.178	0.234	0.76	0.134	1.33	
16	0.571	0.508	1.12	0.393	1.45	
20	1.360	0.931	1.46	0.869	1.56	
25	3.130	1.748	1.79	1.758	1.78	
32	9.203	4.318	2.13	4.421	2.08	



Element Size

UF FLORIDA Projected Acceleration Scaling

- Accelerate multiple CPU cores with single FPGA
 - Replicate pipeline 8x comfortably (<1/15 resources each)
 - 8 parallel cores @ 1.5x average speedup = \sim 12 core equivalents
- Communication bandwidth is limiting factor
 - ~4 pipelines currently realistic
 - PCIe 5.0 could allow 12+ pipelines



ССМТ


	Arria 10 Resources	Pipeline Usage	Utilization
ALM	427k	27k	6.3%
Mem	67 Mb	4 Mb	6.0%
DSP	1518	100	6.6%


# Pipelines	1	2	4	6	8
Required	4.0	8.0	16.0	24.0	32.0
Comm. B/W	GB/s	GB/s	GB/s	GB/s	GB/s

UF FLORIDA Projected FPGA Time Sharing

FPGA pipeline only runs target kernel (else Idle)

- CPU core only needs FPGA during target kernel
- Multiple cores can share single pipeline in time
- 5 cores sharing pipeline @ 1.5x average speedup = ~7.5 core equivalents from each shared pipeline
 - Multiple shared pipes increase Time & Area utilization of FPGA






CCMT

Element Size

UF FLORIDA Conclusions

- Fluid-flow workloads can be accelerated beyond coarse-grained CPU scaling
 - Over 9x speedup of targeted compute kernel on FPGA
 - Overall timestep speedup up to $\sim 2x$ (Amdahl's Law)
 - More kernels could be targeted to improve overall speedup
- FPGAs show promise as hardware accelerators
 - Competitive performance vs GPU at high-end
 - More versatile performance across all sizes
 - More energy efficient than CPU, GPU



UF FLORIDA Further Investigation

- Design Space Exploration of FPGA accelerator configurations
 - Accelerate multiple cores with replicated HW pipeline
 - Time-share each pipeline with multiple cores
- Collect power metrics of FPGA accelerator
 - Show energy-efficient performance vs CPU & GPU
- Accelerate more kernels for total speedup
 - Could consider productivity/performance tradeoffs of higher level hardware generation

QUESTIONS?

Ryan Blanchard Greg Stitt, Herman Lam

Center for Compressible Multiphase Turbulence (CCMT) ECE Department, University of Florida



CCMT



