







Combining Perfect Shuffle and Bitonic Networks for Efficient Quantum Sorting

Naveed Mahmud, Bailey K. Srimoungchanh, Bennett Haase-Divine, Nolan Blankenau, Annika Kuhnke, and Esam El-Araby

University of Kansas (KU)

Fifth International Workshop on Heterogeneous High-performance Reconfigurable Computing (H²RC'19)

> November 17-22, 2019 Denver, Colorado

Outline

Introduction and Motivation

- Background and Related Work
- Proposed Work
- Experimental Results
- Conclusions and Future Work



Introduction and Motivation

Why Quantum?

- Efficient quantum algorithms
- Solving NP-hard problems
- Speedup over classical
- Quantum supremacy
- Quantum Ready NISQ devices

Need for Quantum Emulation

- Difficult to control QC experiments
- Verification and benchmarking
- High-cost of accessing QCs
 - E.g., academic hourly rate of \$1,250 up to 499 annual hours

Emulation using FPGAs

- Greater speedup vs. SW
- Dynamic (reconfigurable) vs. fixed architectures
- Exploiting parallelism
- **Limitation** → Scalability



Circuit depth (# of operations)





Introduction and Motivation

• Why Quantum?

- Efficient quantum algorithms
- Solving NP-hard problems
- Speedup over classical
- Quantum supremacy
- Quantum Ready NISQ devices

Need for Quantum Emulation

- Difficult to control QC experiments
- Verification and benchmarking
- High-cost of accessing QCs
 - E.g., academic hourly rate of \$1,250 up to 499 annual hours

Emulation using FPGAs

- Greater speedup vs. SW
- Dynamic (reconfigurable) vs. fixed architectures
- Exploiting parallelism
- Limitation → Scalability





Google's 72-qubit "Bristlecone"



Rigetti's 16-qubit ASPEN-4



Intel's 49-qubit "Tangle Lake"



lonQ's 79-qubit computer



IBM-Q 53-qubit computer



D-Wave 2000Q



Outline

Introduction and Motivation

Background and Related Work

- Proposed Work
- Experimental Results
- Conclusions and Future Work



Background (Quantum Computing)

 $\overset{|0\rangle}{\mathsf{C}_{z}} \overset{\widehat{\mathsf{C}}}{\Leftrightarrow} \overset{\Psi}{=} \cos \frac{\theta}{2} |0\rangle + \sin \frac{\theta}{2} e^{i\theta} |1\rangle$

 $\widehat{\mathbf{y}} \frac{|0\rangle + i|1\rangle}{\sqrt{2}}$

NMR = Nuclear Magnetic Resonance

 $\frac{|0\rangle + |1\rangle}{\sqrt{2}} \mathbf{\hat{\mathbf{x}}}$

Qubits

- Physical implementations
 - Electron (spin)
 - Nucleus (spin through NMR)
 - Photon (polarization encoding)
 - Josephson junction (superconducting qubits)
 - Trapped ions
 - Anions
- Theoretical representation
 - Bloch sphere
 - » Basis states \rightarrow $|0\rangle$, $|1\rangle$
 - » Pure states $\rightarrow |\psi\rangle$
 - Vector of complex coefficients

Superposition

- Linear sum of distinct basis states
- Converts to classical logic when measured
- Applies to state with *n*-qubits

Entanglement

- Strong correlation between qubits
- Measuring a qubit gives information about other qubits
- Entangled state cannot be factored into a tensor product

Single-Qubit Superposition: $|\psi_1\rangle = \alpha |0\rangle + \beta |1\rangle \equiv \begin{bmatrix} \alpha \\ \beta \end{bmatrix}$ Born Rule : $p(|\psi_1\rangle \rightarrow |0\rangle) = |\alpha|^2$, $p(|\psi_1\rangle \rightarrow |1\rangle) = |\beta|^2$ Multi-Qubit Superposition: $|\psi_3\rangle = |q_2q_1q_0\rangle = |q_2\rangle \otimes |q_1\rangle \otimes |q_0\rangle = \begin{bmatrix} \alpha_2 \\ \beta_2 \end{bmatrix} \otimes \begin{bmatrix} \alpha_1 \\ \beta_1 \end{bmatrix} \otimes \begin{bmatrix} \alpha_0 \\ \beta_0 \end{bmatrix}$ $|\psi_3\rangle = \alpha_2\alpha_1\alpha_0 |000\rangle + \alpha_2\alpha_1\beta_0 |001\rangle + ... + \beta_2\beta_1\beta_0 |111\rangle$ $|\psi_3\rangle = c_0 |0\rangle + c_1 |1\rangle + ... + c_7 |7\rangle \Rightarrow |\psi_n\rangle = \sum_{q=0}^{2^n-1} c_q |q\rangle$ Born Rule : $p(|\psi_n\rangle \rightarrow |q\rangle) = |c_q|^2 \Rightarrow ||\psi_n\rangle|^2 = \sum_{q=0}^{2^n-1} |c_q|^2 = 1$

Multi-Qubit Entanglement:

$$\left(\left| \psi_{n} \right\rangle_{\text{entangled}} = \left| q_{n-1} \dots q_{1} q_{0} \right\rangle_{\text{entangled}} \right) \neq \left(\left| \psi_{n} \right\rangle_{\text{un-entangled}} = \left| q_{n-1} \right\rangle \otimes \dots \left| q_{1} \right\rangle \otimes \left| q_{0} \right\rangle \right)$$
For Example: $\left(\left| \psi_{2} \right\rangle_{\text{entangled}} = \left| q_{1} q_{0} \right\rangle_{\text{entangled}} \right) \neq \left(\left| q_{1} \right\rangle \otimes \left| q_{0} \right\rangle = \begin{bmatrix} \alpha_{1} \\ \beta_{1} \end{bmatrix} \otimes \begin{bmatrix} \alpha_{0} \\ \beta_{0} \end{bmatrix} \right)$

$$\left| \psi_{2} \right\rangle_{\text{entangled}} = c_{0} \left| 00 \right\rangle + c_{3} \left| 11 \right\rangle \neq \alpha_{1} \alpha_{0} \left| 00 \right\rangle + \alpha_{1} \beta_{0} \left| 01 \right\rangle + \beta_{1} \alpha_{0} \left| 10 \right\rangle + \beta_{1} \beta_{0} \left| 11 \right\rangle$$



Background (Quantum Gates)

X Gate (NOT) gate

- 1-qubit gate
- Inverts the magnitude of the qubit

cX (Controlled NOT) Gate

- 2-qubit gate
- Control qubit and a target qubit
- Inverts target qubit based on value of control

SWAP Gate

- 2-qubit gate
- Exchanges positions of the two qubits

cSWAP (Controlled SWAP) Gate

- 3-qubit gate
- Exchanges positions of the two qubits based on the control qubit











Background (Sorting)

Classical Sorting

- Quicksort
- Merge sort
- Insertion sort
- Bitonic sort with perfect shuffle

Complexity	Quicksort	Merge sort	Insertion sort	Bitonic sort with perfect shuffle
Time	N log N	N log N	N^2	log² N
Space	log N	Ν	1	Ν

source: https://www.bigocheatsheet.com/



Background (Sorting)

Classical Sorting

- Quicksort
- Merge sort
- Insertion sort
- Bitonic sort with perfect shuffle

Complexity	Quicksort	Merge sort	Insertion sort	Bitonic sort with perfect shuffle
Time	N log N	N log N	<i>N</i> ²	log² N
Space	log N	Ν	1	Ν

source: https://www.bigocheatsheet.com/

Quantum Sorting

- Relatively new realm of research
- Based on encoding of data as coefficients of a superimposed quantum state (N=2ⁿ)
- Parallel architecture
- Speedup compared to classical sorters

 $N \equiv$ number of states $n \equiv$ number of qubits



Background (Sorting)

Classical Sorting

- Quicksort
- Merge sort
- Insertion sort
- Bitonic sort with perfect shuffle

Complexity	Quicksort	Merge sort	Insertion sort	Bitonic sort with perfect shuffle
Time	N log N	N log N	N^2	log² N
Space	log N	Ν	1	Ν

source: https://www.bigocheatsheet.com/

Quantum Sorting

- Relatively new realm of research
- Based on encoding of data as coefficients of a superimposed quantum state (N=2ⁿ)
- Parallel architecture
- Speedup compared to classical sorters

Complexity	Quantum merge sorting [Chen, et al]	Quantum bitonic sort with perfect shuffle		
Time	log² n	log² n		
Space	n	n		

 $N \equiv$ number of states $n \equiv$ number of qubits



Related Work (Quantum Sorting)

Chen, et al., "Quantum switching and quantum merge sorting," <u>February 2006</u>

- Bitonic merge sorting with a divide-and-conquer approach
- $O(log^2n)$ time complexity to sort *n* qubits
- Not enough details about 'quantum comparator'
- No experimental evaluation

Hoyer, et al., "Quantum complexities of ordered searching, sorting, and element distinctness," <u>November 2002</u>

- **Proof** showing lower bound of general quantum sorting is $\Omega(N \log N)$
- Based on comparison matrix given as input oracle
- No circuit realizations or implementations



Related Work (Parallel SW Simulators)

Villalonga, et al., "Establishing the Quantum Supremacy Frontier with a 281 Pflop/s Simulation," <u>May 2019</u>

- Simulation of 7x7 and 11x11 random quantum circuits (RQCs) of depth 42 and 26 respectively.
- Summit supercomputer (ORNL, USA) with 4550 nodes
- **1.6 TB** of non-volatile memory per node
- Power consumption of 7.3 MW

List of quantum SW simulators https://quantiki.org/wiki/list-qc-simulators

- Li et al., "Quantum Supremacy Circuit Simulation on Sunway TaihuLight," <u>August 2018</u>
 - Simulation of 49-qubit random quantum circuits of depth of 55
 - Sunway supercomputer (NSC, China) with 131,072 nodes (32,768 CPUs)
 - 1 PB total main memory
- J. Chen, et al., "Classical Simulation of Intermediate-Size Quantum Circuits," <u>May 2018</u>
 - Simulation of up to 144-qubit random quantum circuits of depth 27
 - Supercomputing cluster (Alibaba Group, China) with 131,072 nodes
 - 8 GB memory per node
- De Raedt et al., "Massively parallel quantum computer simulator eleven years later," <u>May 2018</u>
 - Simulation of Shor's algorithm using 48-qubits
 - Various supercomputing platforms: IBM Blue Gene/Q (decommissioned), JURECA (Germany), K computer (Japan), Sunway TaihuLight (China)
 - Up to 16-128 GB memory/node utilized
- T. Jones, et al., "QuEST and High Performance Simulation of Quantum Computers," May 2018
 - Simulation of random quantum circuits up to 38 qubits
 - ARCUS supercomputer (ARCHER, UK) with 2048 nodes
 - Up to 256 GB memory per node



Related Work (FPGA-based Quantum Emulators)

◆ J. Pilch, and J. Dlugopolski, "An FPGA-based real quantum computer emulator," December 2018

- Results for up to 2-qubit Deutsch's algorithm
- Details of precision used not presented
- Limited scalability
- A. Silva, and O.G. Zabaleta, "FPGA quantum computing emulator using high level design tools," August 2017
 - Results for up to 6-qubit QFT
 - Details of precision used not presented
 - No approach to improve scalability
- Y.H. Lee, M. Khalil-Hani, and M.N. Marsono, "An FPGA-based quantum computing emulation framework based on serial-parallel architecture," <u>March 2016</u>
 - Results of 5-qubit QFT and 7-qubit Grover's reported
 - Up to 24-bit fixed-point precision
 - No optimizations to make designs scalable

A.U. Khalid, Z. Zilic, and K. Radecka, "FPGA emulation of quantum circuits," October 2004

- 3-qubit QFT and Grover's search implemented
- Fixed-point precision (16 bits)
- Low operating frequency

• M. Fujishima, "FPGA-based high-speed emulator of quantum computing," December 2003

- Logic quantum processor that abstracts quantum circuit operations into binary logic
- Coefficients of qubit states modeled as binary, not complex
- No resource utilization reported



Outline

Introduction and Motivation

Background and Related Work

Proposed Work

- Experimental Results
- Conclusions and Future Work



Quantum algorithm for sorting

- For *n* qubits, *m* stages where $m = log_2 n$
- For each stage $s, 1 \le s \le m$
 - m s quantum perfect shuffle (QPS) operations
 - Followed by s QPS-Comparator pairs

Algorithm: Bitonic sort with perfect
shuffle
for s=1 to m do
 for i=1 to m do
 QPS(qubits)
 end
 for i=m-s+1 to m do
 QPS(qubits)
 comp(qubits, mode)
 QPS(mode)
 end
end





Generic perfect shuffle based quantum sorter

Quantum algorithm for sorting

- For *n* qubits, *m* stages where $m = log_2 n$
- For each stage $s, 1 \le s \le m$
 - m s quantum perfect shuffle (QPS) operations
 - Followed by s QPS-Comparator pairs

```
Algorithm: Bitonic sort with perfect
shuffle
for s=1 to m do
    for i=1 to m do
        QPS(qubits)
        end
        for i=m-s+1 to m do
        QPS(qubits)
        comp(qubits, mode)
        QPS(mode)
        end
end
```





8-qubit perfect shuffle based quantum sorter

Quantum perfect shuffle

- Rotate left operation on coefficient indices
- Quantum gate utilized: SWAP



Quantum perfect shuffle (QPS) circuit



Quantum perfect shuffle

- Rotate left operation on coefficient indices
- Quantum gate utilized: SWAP



Quantum perfect shuffle (QPS) circuit



Quantum comparator

- Two modes: min-max and max-min
- Mode control: ancilla qubit
- Mode = 0 (*min-max*)
 - q1 = min(q1, q0)
 - q0 = max(q1,q0)
- Mode = 1 (*max-min*)
 - q1 = max(q1, q0)
 - q0 = min(q1,q0)
- Quantum gates
 - ♦ cSWAP
 - ♦ CCX







3-qubit, 2-mode quantum comparator circuit



0

1

Quantum comparator

- Two modes: min-max and max-min
- Mode control: ancilla qubit
- Mode = 0 (*min-max*)
 - q1 = min(q1, q0)
 - q0 = max(q1,q0)
- Mode = 1 (*max-min*)
 - q1 = max(q1, q0)
 - q0 = min(q1,q0)
- Quantum gates
 - ♦ cSWAP
 - ♦ CCX





3-qubit, 2-mode quantum comparator circuit

Emulation Hardware Architectures



Emulation architecture for quantum perfect shuffle

Emulation architecture for quantum comparator



Outline

Introduction and Motivation

- Related Work and Background
- Proposed Work
- Experimental Results
- Conclusions and Future Work



Experimental Setup

Testbed Platform

- **High-performance reconfigurable** computing (HPRC) system from **DirectStream**
- Single compute node to warehouse scale multi-node deployments
- **OS-less, FPGA-only (Arria 10)** architecture
- Single node on-chip resources (OCR)
 - 427,200 Adaptive Logic Modules (ALMs)
 - 1,518 Digital signal Processors (DSPs)
 - 2,713 Block RAMs (BRAMs)
- Single node on-board memory (OBM)
 - 2 × 32 GB SDRAM modules
 - 4 × 8 MB SRAM modules
- Highly productive development environment
 - Parallel High-Level Language
 - C++-to-HW (previously Carte-C) compiler
 - Quartus Prime 17.0.2



C2 32 GB 32 GB ECC SDRAM ECC SDRAM ן ז<u>ן</u> ז<u>ן זן זן זן ז</u>ן ז Hi-Bar[®] Connections Single compute node









DirectStream (DS8) system



Multi-node instance



Ethernet I/O Networking Processor (40 GbE x 2)

Node types

Compute

FPGA

(Intel)

Quantum sorting emulation results using on-chip resources

Number of	Number of	On-chip re utiliza	esource* ation	Emulation time	
qubits, <i>II</i>	states, N	ALMs	BRAMs	(sec)	
2	4	47,571	230	7.74E-06	
3	8	49,036	237	2.40E-05	
4	16	49,460	237	6.15E-05	
5	32	49,302	237	1.54E-04	
6	64	49,594	239	3.91E-04	
7	128	49,253	241	1.01E-03	
8	256	49,733	243	2.85E-03	
9	512	49,681	243	8.96E-03	
10	1024	49,640	247	3.09E-02	
11	2048	52,400	226	1.14E-01	
12	4096	52,567	242	4.35E-01	
13	8192	50,066	315	1.70E+00	
14	16,384	50,078	391	6.72E+00	
15	32,768	50,331	555	2.67E+01	
16	65,536	50,571	875	1.07E+02	
17	131,072	50,768	1,515	4.26E+02	

Quantum sorting emulation results using on-board memory

Number of	Number of	On-chip resource* utilization		On-board memory		Emulation time
qubits, <i>n</i>	states, N	ALMs	BRAMs	SDRAM 1	SDRAM 2	(sec)***
18	2 ¹⁸	55,684	261	2M	2M	1.70E+03
19	2 ¹⁹	55,862	261	4M	4M	6.80E+03
20	2 ²⁰	56,557	261	8M	8M	2.72E+04
30	2 ³⁰	56,641	261	8G	8G	2.85E+10 [†]
31	2 ³¹	56,684	261	16G	16G	1.14E+11 [†]

SDRAM banks of 32GB each

***Operating frequency: 233 MHz

† Results projected using regression

ALM ≡ Adaptive Logic Modules BRAM ≡ Block Random Access Memory DSP ≡ Digital Signal Processing block



On-chip resource utilization vs number of states, N

On-chip emulation time vs number of states, N

 $\begin{array}{l} \textbf{ALM} \equiv \textbf{A} \text{daptive Logic Modules} \\ \textbf{BRAM} \equiv \textbf{Block Random Access Memory} \\ \textbf{DSP} \equiv \textbf{D} \text{igital Signal Processing block} \end{array}$



On-chip resource utilization vs number of states, N

Resource	ALM	BRAM	
Space complexity	0(1)	0(N)	

On-chip emulation time vs number of states, N

Task	I/O	Compute (sort)
Time complexity	0(N)	0(log ² N)
[ALM ≡ Adaptive Logic Modules BRAM ≡ Block Random Access I DSP ≡ Digital Signal Processing I	Memory plock



Comparison with related work (FPGA-based emulation)

Reported Work	Algorithm	Number of qubits	Precision	Operating frequency (MHz)	Emulation time (sec)
Fujishima (2003)	Shor's factoring	-	-	80	10
	QFT	3	16-bit fixed pt.	90.1	61E-9
Khaliu et al (2004)	Grover's search	3	16-bit fixed pt.	02.1	84E-9
Aminian et al (2008)	QFT	3	16-bit fixed pt.	131.3	46E-9
Lee et al (2016)	QFT	5	24-bit fixed pt.	90	219E-9
	Grover's search	7	24-bit fixed pt.	85	96.8E-9
Silva and Zabaleta (2017)	QFT	4	32-bit floating pt.	-	4E-6
Pilch and Dlugopolski (2018)	Deutsch	2	-	-	-
	QFT	32			7.92E10 [†]
Proposed work	QHT	30		233	13.825
	Grover's search	32	32-bit floating pt.		7.92E10 ⁺
	QHT + Grover's	32			7.92E10 [†]
	Quantum sorting	31			1.14E+11 [†]



† Results projected using regression

H²RC 2019 – Nov. 17th, 2019

Conclusions

- Supremacy of Quantum Computing
- Need for Quantum Emulation
 - Emulation using FPGAs
- Case study
 - Quantum sorting algorithm
- Proposed Methodology
 - Combining bitonic merge sorting with perfect shuffle
- Testbed Platform
 - State-of-the-art HPRC system from DirectStream
 - C++ to hardware compiler



Future Work

Design Optimizations

Dynamic Partial Run-time Reconfiguration (PRTR)

More algorithms/applications

- Data dimensionality reduction using QHT
- Quantum multi-pattern search using QHT and Grover's algorithm
- Quantum machine learning
- Quantum cybersecurity
- Quantum error correction (QEC)
 - More accurate emulation of quantum computers
- Power efficiency
 - Comparison with GPU/CPU simulations







