

exploring Manycore Architectures for Next-GeneratiOn HPC systems

The MANGO Process for Designing and Programming Multi-Accelerator Multi-FPGA Systems

H2RC'18 Sunday, November 11th, 2018 Dallas, Texas, USA

<u>Rafael Tornero</u>, José Flich, José María Martínez, Tomás Picornell, Vincenzo Scotti Email: ratorga@disca.upv.es





This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 671668






MANGO Context

- MANGO **FETHPC**-2014 project:
 - is about manycore architecture exploration in HPC
- HPC quest for performance/power improvement
 - Trend in using heterogeneous components
 - GPUs, manycores, and even FPGAs
 - Goal is to get closer to the Intrinsic Computational Efficiency (ICE)
 - MANGO focuses on heterogeneity
 - How we combine heterogeneous components for the best achievement of computational efficiency
 - How to program/manage them for the best achievement of computational efficiency
- Emerging requirements on HPC systems:
 - Predictability (QoS; time sensitivity)
 - Due to the merging of HPC with Big Data
 - Capacity computing
 - Run as many application instances as possible
 - MANGO addresses predictability and capacity computing
 - **3P model** (Performance/Power/Predictability)



Future and Emerging Technologies








MANGO Context

- MANGO builds a **prototyping system** for 3P space exploration
- Goals:
 - Hardware
 - Develop a flexible prototype for rapid exploration of architectures
 - Explore new deeply heterogeneous manycore architectures
 - Real-time support exploring the PPP design space
 - Provide a unified and simple (homogeneous) access to the system via a smart interconnect
 - Software
 - Adapt programming models and compiler support to the new architectures
 - Develop the right resource manager to deal with the system
 - Infrastructure
 - Provide new monitoring tools to the system
 - Provide new cooling techniques to the system
 - Applications
 - Analyze impact of on a set of real applications
 - Support of video transcoding, medical imaging, security and surveillance applications








- General-purpose nodes (Xeon+GPGPU) coupled with Heterogeneous nodes, HNs:
 - A large-scale cluster of high-capacity FPGAs
 - A robust, scalable interconnect for a multi-FPGA manycore system
 - Will enable FPGA acceleration *at scale*:
 - ightarrow a key ingredient for the EsD roadmap
 - A continuum from FPGA emulation to the final physical platform (might be an ASIC manycore, FPGA, mixed...)

\rightarrow under a <u>stable software environment</u>

- Native isolation and partitioning mechanisms for QoS-aware capacity computing HPC applications
- Two-phase passive energy-efficient cooling
- Demonstrated applications with stringent high-performance and QoS requirements





Consortium










Agenda

- MANGO Architecture
 - HN Hardware and assembly
 - Heterogeneity
 - Network
 - Accelerator Interface
 - MANGO Design Flow
- $\odot\,$ FPGA resource utilization
- Conclusions













HN Hardware and Assembly







Heterogeneity: Pool of Accelerators



H2RC'18







Heterogeneity

Tile concept

Element connection










Heterogeneity, but regular layout



H2RC'18


Data Network

app1


app1

app1

- DATA Routers connected among them in a 2D mesh layout.
- \circ $\,$ NI decouples network from tile components.
- Support for different Virtual networks (VN) with different number of Virtual channels (VC).
- Support for dynamic assignment of bandwidth per VN.
- Support for capacity computing







12










Control Network

- Used for configuration and monitoring
 - MANGO Infrastructure
 - Accelerators or units
- Flexible and generic to let the accelerators be configured based on their complexities
 - Ad-hoc protocols

TILEREG		
	M2U	
ITEM ROUTER	DATA	UNIT
ITEM NI	ROUTER	
	NI	









Accelerator interface

- Decouple the UNIT from the rest of the MANGO platform
- Allow the implementation of an unique interface for every UNIT
- \circ Unify memory access
 - Byte, Half (16 bits), word (32 bits)
 & block (512 bits) memory access types
- Allow to map synchronization registers in the virtual memory address space










MANGO Design Flow







ARCHITECTURE ID	<pre>// * MULTI_FPGA_SECTION, 'define N_FPGAS 'define TILE_IDS_PER_FPGA_VECTOR 'define TILE_TYPE_VECTOR</pre>	3 // How many FPGAs are used for this architecture de. /*FPGA_2*/10'd9,10'd8,/*FPGA_1*/10'd7,10'd6,10'd3,10'd2,/*FPGA_0*/10 'TILE_NONE_TYPE, 'TILE_NONE_TYPE, 'TILE_NONE_TYPE, 'TILE_N.
CONCEPT	'define TILE_IDS_PER_FPGA_OFFSET_VECTOR 'define MULTI_FPGA 'define USE_DAISY_CHAIN	10'd80,10'd40,10'd0
oSections	define DAISY_CHAIN_VECTOR define DAISY_CHAIN_DIR_FROM_FIRST_VECTOR define DAISY_CHAIN_DIR_FROM_LAST_VECTOR define MB0_A1MB0_A3_PINES define MB0_A1MB0_C1_PINES define MB0_A1MB0_C1_PINES	<pre>`NORTH_DIR, WEST_DIR, 'EAST_DIR 10'd124 // number of pines available to route WN wires between two fpgas i 10'd124 // number of pines available to route WN wires between two fpgas i 10'd90 // number of pines available to route WN wires between two fpgas i</pre>
oGeneral	'define MB0_C1MB0_A1_PINES 'define CONNECTIVITY_PORTS 'define FPGA_CONNECTIVITY_OUT_VECTOR	<pre>10'd9 // number of pines available to route VN wires between two fpgas i 10'd4 /*FPGA 2*/1'b1,1'b0,1'b0,1'b0,/*FPGA_1*/1'b0,1'b1,1'b0,/*FGPA_0*/1'b0,1'b1, </pre>
oFPGA/multi-FPGA	define FPGA_CONNECTIVITY_IN_VECTOR define FPGA_NEIGHBOURS_VECTOR define FPGA_PINOUT_VECTOR	/*FPGA_2*/1'b1,1'b0,1'b0,1'b0,/*FPGA_1*/1'b0,1'b0,1'b1,1'b0,/*FGPA_0*/1'b0,1'b1, /*FPGA_2*/'M80_A1ID,10'd0,10'd0,10'd0,/*FPGA_1*/10'd0,10'd0,'M80_A1ID,10'd0, /*FPGA_2*/'M80_A3_M80_A1_PINES,10'd0,10'd0,0'*FPGA_1*/10'd0,10'd0,'M80_C1_
OMemory devices	define FPGA_PININ_VECTOR	/*FPGA_2*/`MB0_A1MB0_A3_PINES,10'd0,10'd0,10'd0,/*FPGA_1*/10'd0,10'd0,`MB0_A1_
ol∕O devices	// * CLOCK_SECTION 'define MMCM_CLKIN_FREQ 'define ACCELERATOR_FREQ	100.0 // Frequency of the input oscilator for the Primary MMCM 5.0 // Accelerator frequency (Mhz)
○Network	define MB0_A3TOPOLOGY define MB0_C1TOPOLOGY 'fine GLOBAL_TOPOLOGY 'e TOPOLOGY_PER_FPGA_VECTOR "OPOLOGY_PER_FPGA_VECTOR_w '.GGY_PER_FPGA_OFFSET_VECTOR	<pre>`TOPOLOGY_2x2_1_4 // Mother board 0, FPGA A1 implements a 2x2_1_4 topology cc `TOPOLOGY_2x1_1_2 // Mother board 0, FPGA A3 implements a 2x1_1_2 topology cc `TOPOLOGY_2x2_1_4 // Mother board 0, FPGA C1 implements a 3x2_1_6 topology cc `TOPOLOGY_4x3_1_12 `GLOBAL_TOPOLOGY, 'MB0_A3_TOPOLOGY, 'MB0_C1_TOPOLOGY, 'MB0_A1_TOPOLOGY ('MESH_2D_we4) 10'd120,10'd80,10'd40,10'd0 'MESH_2D_w, 'MESH_2D_w, 'MESH_2D_w</pre>


H2RC'18





Key aspects


• Ease to configure the Unit type for every tile







- Ease to configure the Unit type for every tile
- Ease to attach Memory Controllers (MC) and I/O devices (PCIe, Ethernet) to any tile








- Ease to configure the Unit type for every tile
- Ease to attach Memory Controllers (MC) and I/O devices (PCIe, Ethernet) to any tile
- Ease to configure the number of tiles

M	ŋ							Г	MC
PCI	PEAK	РЕАК	NU+	NU+	PEAK	PEAK	NU+	NU+	
	PEAK	РЕАК	NU+	NU+	PEAK	PEAK	NU+	NU+	
	HACC								
	ARM	PEAK	NU+	ARM	ARM	PEAK	NU+	ARM	
	PEAK	PEAK	NU+	NU+	PEAK	PEAK	NU+	NU+	
MC	NU+	HACC	HACC	HACC	NU+	HACC	HACC	HACC	— М
	PEAK	PEAK	NU+	NU+	PEAK	РЕАК	NU+	NU+	
	ARM	PEAK	NU+	ARM	ARM	PEAK	NU+	ARM	






- Ease to configure the Unit type for every tile
- Ease to attach Memory Controllers (MC) and I/O devices (PCIe, Ethernet) to any tile
- Ease to configure the number of tiles
- Ease to implement multi-FPGA designs







- Ease to configure the Unit type for every tile
- Ease to attach Memory Controllers (MC) and I/O devices (PCIe, Ethernet) to any tile
- Ease to configure the number of tiles
- Ease to implement multi-FPGA designs
- Easy to configure the number of virtual networks and virtual channels to achieve QoS guarantee








- Ease to configure the Unit type for every tile
- Ease to attach Memory Controllers (MC) and I/O devices (PCIe, Ethernet) to any tile
- Ease to configure the number of tiles
- Ease to implement multi-FPGA designs
- Easy to configure the number of virtual networks and virtual channels to achieve QoS guarantee







Architecture Definition File: Example








FPGA Resource utilization

- Xilinx Virtex V2000T speedgrade -1
- Tile with Accelerator:
 - MIPS-based cache coherent 2-core accelerator
 - 32K L1I
 - 512K L1D
 - 1MB L2D







Conclusions

- The MANGO approach for supporting the implementation of multiple accelerators on a multi-FPGA platform
 - High customization of the cluster
 - Flexibility for architecture exploration
 - Flexibility in configuring an architecture
 - Rapid architecture exploration
 - Effectivity in the system communications
 - QoS guarantee
 - Effectivity in monitoring the system

Percentage of resources needed per tile quite slow






Thank you for your attention

- $\circ\,$ Contact us at
 - <u>www.mango-project.eu</u>
- $\,\circ\,$ Other directly related EU project
 - <u>www.recipe-project.eu</u>

- The MANGO project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 671668.
- The content of this presentation reflects only the authors' views and the European Commission is not responsible for any use that may be made of the information it contains.











Architecture Defini

Sections General FPGA/multi-FPGA || Memory devices I/O devices Network



MULTI_FPGA__SECTION, – N_FPGAS – TILE_IDS_PER_FPGA_VECTOR – TILE TYPE VECTOR – TILE_IDS_PER_FPGA_OFFSET_VECTOR – MULTI FPGA - USE_DAISY_CHAIN - DAISY_CHAIN_DIR_FROM_FIRST_VECTOR – DAISY_CHAIN_DIR_FROM_LAST_VECTOR - DAISY CHAIN VECTOR – CONNECTIVITY_PORTS – FPGA_CONNECTIVITY_OUT_VECTOR – FPGA_CONNECTIVITY_IN_VECTOR - FPGA_NEIGHBOURS_VECTOR – FPGA_PINOUT_VECTOR - FPGA_PININ_VECTOR CLOCK_SECTION, MMCM_CLKIN_FREQ – ACCELERATOR_FREQ ... TOPOLOGY_SECTION, – MB__FPGA_SLOT__TOPOLOGY – GLOBAL TOPOLOGY – TOPOLOGY_PER_FPGA_VECTOR – TOPOLOGY_PER_FPGA_VECTOR_w - TOPOLOGY_PER_FPGA_OFFSET_VECTOR – FPGA_TOPOLOGY_WIDTH_VECTOR






Sections General FPGA/multi-FPGA Memory devices I/O devices Network

	 Address and the data and the da		
 And manual properties and the second seco		- ARCH_SIGNATURE - ARCH_VALUE_₩	Defines the width of the values used for defining the architecture. 32 bits are used for the examples described in the next sections
 NELL CASE OF THE CASE OF THE	 NIT TAY TAY TAY TAY TAY TAY TAY TAY TAY TA	FPGA_DESC_SECTION, - ND_FPGA_SLOT_DESC	Used for describing the type of FPGA in that slot
 Harry NELSON PRESENTATION Harry NELSON PRESENTATION PRESENTATION Harry NELSON PRESENTATION PRESE		FPGA ID_SECTION, - ND_FPGA_SLOT_ID	Used for coding every FPGK in the architecture. Later, this ID will be used for futher purposes
MEMORY_SECTION - N_MEMORY_SECTION - N_MEMORIES - FPGA_WITH_MEMORY_VECTOR - TYPE_MEMORY_VECTOR - TYPE_MEMORY_VECTOR - TILES_CONNECTED_TO_MC_VECTOR - NUM_MEMORIES_PER_FPGA_VECTOR	 MEMORY_SECTION N_MEMORY_SECTION N_MEMORY_SECTION N_MEMORY_VECTOR FPGA_WITH_MEMORY_VECTOR TYPE_MEMORY_VECTOR TYPE_MEMORY_VECTOR TILES_CONNECTED_TO_MC_VECTOR NUM_MEMORIES_PER_FPGA_VECTOR NUM_MEMORIES_PER_FPGA_VECTOR 	NRTT FPGL SECTOR. TELE US FRANCESCOM TILLE US FRANCESCOM TILLE US FRANCESCOM TILLE US FRANCESCOM MILTI PFGL USE DITY CUIN DITY CUIN DIA FRANCESCOM DITY CUIN DIA FRANCESCOM DITY CUIN DIA FRANCESCOM COMBECTIVITY FRANCESCOM COMBECTIVITY FRANCESCOM FRANCESCOMECTIVITY IN VECTOR FRANCESCOMECTIVITY IN VECTOR FRANCESCOMECTIVITY IN VECTOR FRANCESCOMECTIVITY IN VECTOR	Reder of FASs uses Type (sector) Type (sector) Type (sector) Type (sector) Type (sector) Type (sector) Defined the offset of where the tiles start in the TLSS, 10 FASS, 09/32'dL, //FESS, 09/32'dL, //FESS
MEMORY_SECTION - N_MEMORY_SECTION - N_MEMORIES - FPGA_WITH_MEMORY_VECTOR - TYPE_MEMORY_VECTOR - TYPE_MEMORY_VECTOR - TILES_CONNECTED_TO_MC_VECTOR - NUM_MEMORIES_PER_FPGA_VECTOR	 MEMORY_SECTION N_MEMORY_SECTION N_MEMORY_SECTION N_MEMORY_VECTOR FPGA_WITH_MEMORY_VECTOR TYPE_MEMORY_VECTOR TYPE_MEMORY_VECTOR TILES_CONNECTED_TO_MC_VECTOR NUM_MEMORIES_PER_FPGA_VECTOR NUM_MEMORIES_PER_FPGA_VECTOR 		
PRUSEL SECTOR PRUSEL SECTOR TYPE_MEMORY_VECTOR TYPE_MEMORY_VECTOR TILES_CONNECTED_TO_MC_VECTOR TILES_CONNECTED_TO_MC_VECTOR TILES_PERTERS_PERT_FPGA_VECTOR DISSUES	 TYPE_SCITE Marketing TYPE_SCANT, SCANT, SCANT, SCANT TYPE_MEMORY_VECTOR TYPE_SCANT, SCANT, SCANT,	CLOCK_SECTION,	
TYPE_MEMORY_VECTOR TYPE_MEMORY_VECTOR TYPE_MEMORY_VECTOR TILES_CONNECTED_TO_MC_VECTOR TILES_CONNECTED_TO_MC_VECTOR NUM_MEMORIES_PER_FPGA_VECTOR	 TYPE_MEMORY_VECTOR TYPE_MEMORY_VECTOR TYPE_MEMORY_VECTOR TTILES_CONNECTED_TO_MC_VECTOR TTILES_CONNECTED_TO_MC_VECTOR NUM_MEMORIES_PER_FPGA_VECTOR 	- ACCEÜERATOR_FRED	
- TILES_CONNECTED_TO_MC_VECTOR - NUM_MEMORIES_PER_FPGA_VECTOR	- TILES_CONNECTED_TO_MC_VECTOR - NUM_MEMORIES_PER_FPGA_VECTOR - NUM_MEMORIES_PER_FPGA_VECTOR	- ACCELENATOR, FRED TOPOLOOY SECTION, VECTOR REMORY SECTION - N REMORTS	- N_MEMORIES
	VECTOR VITILE FOR GRE_ITERS	* ACCELENTIAL FRO *********************************	– N_MEMORIES – FPGA_WITH_MEMORY_VECTOR
	V. Use FPGLID_SECTION defines for defining the correct FPGLID Jpply constraints for behavioral, and non behavioral. The into account the FAST_STRUCTION behavior sequence DOR_LS_BRUM and no 1/0 device instantion (otherwise wrong behaviours could arise)	ACCELENTIN_TRE TOPPLOOT SECTION TOPPLOOT SECTION NUMPERMONES NUMPERMONES TOPPLOOT SECTION TOPPLOOT SECTION THISS CONSECTION THISS CONSECTION	 N_MEMORIES FPGA_WITH_MEMORY_VECTOR TYPE_MEMORY_VECTOR TILES_CONNECTED_T0_MC_VECTOR
	* Use FPGA ID_SECTION defines for defining the correct FPGA_ID Apply constraints for behavioral, and non behavioral. Take into account that FAST_SECTIATION always requires DOM_AS_DUAM and no 1/0 device instantion (athervise wrong behaviours could arise)	- ACCELENTING (FR0 	 N_MEMORIES FPGA_WITH_MEMORY_VECTOR TYPE_MEMORY_VECTOR TILES_CONNECTED_T0_MC_VECTOR
	Use FFG.1D_SECTION defines for defining the correct FFGL_D Apply constraints for behavioral, and methanical. Take into account that FAGS_SEMICTATION always requires DOM_AS_DEAM and no 1/0 device instantion (otherwise wrong behaviours could arise)	- ACCELENTING (FR0 	 N_MEMORIES FPGA_WITH_MEMORY_VECTOR TYPE_MEMORY_VECTOR TILES_CONNECTED_T0_MC_VECTOR












Sections
 General
 FPGA/multi-FPGA
 Memory devices
 I/O devices
 Network



used for synthesis and implementation. It indicates the id of the fpgm to be synth PGA_ID_SECTION defines for defining the correct FPGA_ID


ply constraints for benavioral and non benavioral. Ke into account that FAST SINULTATION always requires DOR AS BRAM and no I/O device instantion (otherwise wrong behaviours could mise)





DMA Transfers

- DMA controller attached to every memory controller.
- Programming parameters: base address, source tile, size of the transfer, destination of the transfer, target address.
- Possibilities:








MANG

3506964

440214



Data Network

- DATA Routers connected among them in a 2D mesh layout.
- NI decouples network from tile components.
- Supported different Virtual networks (VN) with different number of Virtual channels (VC).
- Supported dynamic assignment of bandwidth per VN.

