

# Automatic Generation of 100 Gbps Packet Parsers from P4 Description

Pavel Benáček <sup>1</sup> Viktor Puš <sup>1</sup> Hana Kubátová <sup>2</sup>

<sup>1</sup>Liberouter  
CESNET

<sup>2</sup>Faculty of Information Technology  
Czech Technical University in Prague


H<sup>2</sup>RC Workshop, November 2015

- OpenFlow is a very popular protocol for realization of SDN (**S**oftware **D**efined **N**etworking)
- Pros and Cons:
  - ▶ + Allows us to decouple control and data plane
  - ▶ + Provides a way to fill match tables of switches at runtime
  - ▶ - Not possible to change set of supported protocols (parsers are fixed)
- Researchers are looking for a solution of this disadvantage
  - ▶ P4 language is the next step in the SDN concept realization
- Our paper introduces a generator which transforms P4 source to the FPGA parser's architecture

- Programming **P**rotocol-independent **P**acket **P**rocessors
  - Language with relatively simple syntax
  - Provides a way to define packet processing functionality of network devices
  - Defines following aspects of packet processing:
    - ① **Header Formats**
    - ② **Packet Parser**
    - ③ Table Specification
    - ④ Control Program
    - ⑤ Action Specification
- } packet parser definition
- } match to action mapping

# Parser structure

- Two basic types of modules are connected to pipeline
  - ① Protocol Analyzer - understands one protocol from the protocol stack
    - ★ Data extraction
    - ★ Computes the next protocol type in the stack
    - ★ Computes the next protocol starting offset
  - ② Pipeline - used to tune the final frequency and latency
- Unified interface for easy connection of modules



# Transformation Algorithm


- Structure of protocol analyzer is generated from the P4's **Header Format**
- Parser's structure is inferred from P4's **Packet Parser**

## Basic idea of parser's structure identification


We have to identify the latest usage of the protocol in the parser.

- Algorithm for the identification of the latest usage: DFS (Depth First Search)
- This can be done in **Parser Graph Representation (PGR)**
  - ▶ Directed acyclic graph
  - ▶ Represents relations between protocols
  - ▶ Created from P4 description

# Transformation Algorithm - Example




Logical model (PGR)



Physical model


- We have tested two protocol stacks:
  - ▶ **Simple L2** - Ethernet, IPv4/IPv6, TCP/UDP, ICMP/ICMPv6
  - ▶ **Full** - Ethernet, 2x VLAN, 2x MPLS, IPv4/IPv6, TCP/UDP, ICMP/ICMPv6
- Possible optimizations:
  - ▶ **Automatic** - Optimizations of internal parser's structure
    - ★ O1 - Offset bus optimization
    - ★ O2 - Multiplexer optimization
  - ▶ **Manual** - Tweaked P4 program (O3)
- We performed synthesis for our implementation platform:
  - ▶ Equipped with Xilinx Virtex 7 FPGA
  - ▶ Supports 100 Gbps

# Results - Latency





# Results - Resources



# Conclusion

- We implemented and evaluated our generator of parsers
- Parsers are capable to process 100 Gbps
- From presented work we can infer following important results:
  - ① Ability to generate parsers with equal functionality in shorter time
  - ② Generated parsers aren't significantly worse than hand optimized versions created by a professional with many years of experience in HDL coding
- Future work:
  - ▶ Deparser - construction of packets
  - ▶ Match+Action tables - general processing of extracted data

# Thank you for your attention

Pavel Benáček



[www.liberrouter.org](http://www.liberrouter.org)



@liberrouter

Visit our business partner in booth #3011

# Protol Analyzer

